Net weighting to reduce repeater counts during placement

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 503-508

  Goplen, Brent ^a   Saxena, Prashant ^b   Sapatnekar, Sachin ^a  

^a University of Minnesota   (United States)

^b SYNOPSYS INC   (United States)

Author keywords

Buffering; Force directed placement; Interconnect; Net weighting; Placement; Repeater; Scaling

Indexed keywords

OPTICAL INTERCONNECTS; PROBLEM SOLVING;

BUFFERING; FORCE-DIRECTED PLACEMENT; INTERCONNECTS; NET WEIGHTING; PLACEMENT; REPEATER; SCALING;

TELECOMMUNICATION REPEATERS;

EID: 27944437839     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193861     Document Type: Conference Paper

References (16)

1. Bakoglu, H. B. Circuits, Interconnects and Packaging for VLSI. Addison-Wesley: Reading MA, 1990.
2. Saxena, P., Menezes, N., Cocchini, P., and Kirkpatrick, D. A. Repeater Scaling and its Impact on CAD. TCAD, 2004, 23(4), 451-463.
3. Cong, J., Kong T., and Pan, D. Z. Buffer Block Planning for Interconnect-Driven Floorplanning. ICCAD '99, 358-363.
4. Tsay, R. S. and Koehl, J. An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement. DAC '91, 620-625.
5. Ren, H., Pan, D. Z., and Kung, D. S. Sensitivity Guided Net Weighting for Placement Driven Synthesis. ISPD '04, 10-17.
6. Rajagopal, K., Snaked, T., Parasuram, Y., Cao, T., Chowdhary, A., and Halpin, B. Timing Driven Force Directed Placement with Physical Net Constraints. ISPD '03, 60-66.
7. Obermeier, B. and Johannes, F. M. Temperature-Aware Global Placement. ASP-DAC '04, 143-148.
8. Vaishnav, H. and Pedram, M. PCUBE: A Performance Driven Placement Algorithm for Low-Power Design. Euro-DAC '93, 72-77.
9. Cheon, Y., Ho, P.-H., Kahng, A. B., Reda, S. and Wang, Q. Power-Aware Placement. DAC '05, to appear.
10. Eisenmann, H., and Johannes, F. M. Generic Global Placement and Floorplanning. DAC '98, 269-274.
11. Saxena, P., and Halpin, B. Modeling Repeaters Explicitly Within Analytical Placement. DAC '04, 699-704
12. Hur, S.-W., and Lillis, J. Mongrel: Hybrid Techniques for Standard Cell Placement. ICCAD '00, 165-170.
13. Hur, S.-W., Cao, T., Rajagopal, K., Parasuram, Y., Chowdhary, A., Tiourin, V., and Halpin, B. Force Directed Mongrel with Physical Net Constraints. DAC '03, 214-219.
14. Sigl, G., Doll, K., and Johannes, F. M. Analytical Placement: A Linear or a Quadratic Objective Function? DAC '91, 427-432.
15. Akkiraju, N., and Mohan, M. Spec-based Flip-flop and Buffer Insertion. ICCAD '03, 270-275.
16. Alpert, C. J., Hu, J., Sapatnekar, S., and Villarubia, P. Practical Methodology for Early Buffer and Wire Resource Allocation, DAC '01, 189-194.