Force directed Mongrel with physical net constraints

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 214-219

  Hur, Sung Woo ^a   Cao, Tung ^b   Rajagopal, Karthik ^b   Parasuram, Yegna ^b   Chowdhary, Amit ^b   Tiourin, Vladimir ^b   Halpin, Bill ^b,c  

^a Dong A University   (South Korea)

^b SYRACUSE UNIVERSITY   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

Force Directed Placement; Mongrel; Net Constraints; Timing Driven Placement

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; DIGITAL CIRCUITS; OPTIMIZATION;

PHYSICAL NET CONSTRAINTS;

VLSI CIRCUITS;

EID: 0042134904     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775888     Document Type: Conference Paper

References (27)

1. Michael A. B. Jackson, Arvind Srinivasan and E. S. Kuh, "A Fast Algorithm for Performance-Driven Placement", Digest of Technical Papers, ICCAD, pp. 328-331, Nov. 1990.
2. Bernhard M. Riess and Gisela G. Ellelt, "SPEED: Fast and Efficient Timing Driven Placement", Proc. Intl Symp. of Circuits and Systems, pp. 377-380, 1995.
3. J. Rubenstein , J. Paul Penfield and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEEE Transactions on Computer-Aided Design, vol. 39, no. 11, pp. 825-840, 1992.
4. ITRS Roadmap for Interconnect, Semiconductor Industry Association, http://public.itrs.net/Files/2001ITRS/Interconnect.pdf
5. W. C. Elmore, "The transient response of Damped Linear network with particular regard to wideband amplifier", Journal of Applied Physics, pp.55-63, 1948.
6. Lawrence T Pillage and Ronald A Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Transactions on Computer-Aided Design, pp. 352-366, 1990.
7. William Swartz and Carl Sechen, "Timing Driven Placement for Large Standard Cell Circuits", DAC, pp. 211-215, 1995.
8. Wern-Jieh and Carl Sechen, "Efficient and Effective Placement for Very Large Circuits", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 349-359, 1995.
9. A. Srinivasan, A K. Chaudhary, E. S. Kuh, "RITUAL: Performance Driven Placement Algorithm for Small Cell ICs", ICCAD, pp. 48-51, Nov. 1991.
10. Jurgen M. Kleinhans, Georg Sigl, Frank M. Johannes, and Kurt Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization", IEEE Transactions on CAD, Volume 10, No. 3, pp. 356-365, 1991.
11. K. Doll, F. M. Johannes, and K.J. Antreich, "Iterative placement improvement by network flow methods", IEEE Transactions on CAD, vol. 13, pp. 1190-1200, Oct. 1994.
12. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning", ACM/IEEE DAC, 1998.
13. J. Cong, "Timing models for Interconnects and Devices", DAC, 1997.
14. R.S. Tsay, "Timing-Driven Placement", DAC, 1997.
15. Shih-Lian Ou and Massoud Pedram, "Timing-driven Placement Based on Partitioning with Dynamic Cut-net Control", DAC, 2000.
16. Habib Youssef and Eugene Shragowitz, "Timing Constraints for Correct Performance", ICCAD, 1990
17. D. Sylvester and K. Keutzer, "Getting to the Bottom of Deep Submicron", ICCAD, pp. 203-211, 1998.
18. Jorge Nocedal and Stephen J. Wright, "Numerical Optimization", Springer-Verlag, 1999.
19. Bill Halpin, C.Y. Roger Chen, and Naresh Sehgal, "A Sensitivity Based Placer for Standard Cells", GLS-VLSI, 1999.
20. Ren-Song Tsay and Juergen Koehl, "An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement", DAC, pp. 620-624, 1991.
21. X. Yang, B-K. Choi, and M. Sarrafzadeh, "A Standard-Cell Placement Tool for Designs with High Row Utilization", in International Conference on Computer Design, Sep. 2002.
22. S. Hur and J. Lillis. "Mongrel: Hybrid Techniques for Standard Cell Placement", in International Conference on Computer-Aided Design, pp. 165-170, 2000.
23. A. B. Kahng, S. Mantik and I. L. Markov, "Min-max Placement For Large-scale Timing Optimization", in Proc. ACM/IEEE Intl. Symp. on Physical Design, pp. 143-148, Apr. 2002.
24. Bill Halpin, C.Y. Roger Chen, and Naresh Sehgal, "Timing Driven Placement using Physical Net Constraints", Design Automation Conference, pp. 780-783. IEEE/ACM, Jun. 2001.
25. Yih-Chih Chou, Youn-Long Lin, "A performance-driven standard-cell placer based on a modified force-directed algorithm, ISPD, pp. 24-29, 2001.
26. Tung Cao, Amit Chowdhary, Bill Halpin, Yegna Parasuram, Karthik Rajagopal, Tal Shaked, "Timing Driven Force Directed Placement with Physical Net Constraints", to appear in ISPD, 2003.
27. "www.cbl.ncsu.edu/benchmarks/layoutsynth92/"