A diagnostic method for detecting and assessing the impact of physical design optimizations on routing

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 2-6

  Lembach, Robert ^a   Arce Nazario, Rafael A ^a   Eisenmenger, Donald ^a   Wood, Cory ^a  

^a IBM   (United States)

Author keywords

Efficiency; Netlist; Physical synthesis; Placement; Routing; Timing

Indexed keywords

CONGESTION CONTROL (COMMUNICATION); EFFICIENCY; OPTIMIZATION; TREES (MATHEMATICS);

NETLIST; PHYSICAL SYNTHESIS; PLACEMENT; ROUTING; TIMING;

PACKET SWITCHING;

EID: 29144478730     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055141     Document Type: Conference Paper

References (7)

1. J. Cong. Challenges and opportunities for design innovations in nanometer technologies. Frontiers in Semiconductor Research; A Collection of SRC Working Papers, 1997.
2. W. Donath, P. Kudva, L. Stok, L. Reddy, A. Sullivan, K. Chakraborty, and P. Villarrubia. Transformational placement and synthesis. In Proceedings of the conference on Design, automation and test in Europe, pages 194-201. ACM Press, 2000.
3. V. N. Kravets and P. Kudva. Understanding metrics in logic synthesis for routability enhancement. In Proceedings of the 2003 international workshop on System-level interconnect prediction, pages 3-5. ACM Press, 2003.
4. P. Kudva, A. Sullivan, and W. Dougherty. Metrics for structural logic synthesis. In Proceedings of the 2002 IEEE/A CM International Conference on Computer Aided Design, pages 551-556. IEEE Press, 2002.
5. T. Kutzschebauch and L. Stok. Congestion aware layout driven logic synthesis. In Proceedings of the 2001 IEEE/A CM international conference on Computer-aided design, pages 216-223. IEEE Press, 2001.
6. P. J. Osier. Placement driven synthesis case studies on two sets of two chips: hierarchical and flat. In Proceedings of the 2004 international symposium on Physical design, pages 190-197. ACM Press, 2004.
7. R. S. Shelar, S. S. S. S. Sapatnekar, P. Saxena, and X. Wang. A predictive distributed congestion metric and its application to technology mapping. In Proceedings of the 2004 international symposium on Physical design, pages 210-217. ACM Press, 2004.