A distributed control path architecture for VLIW processors

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2005, Issue , 2005, Pages 197-206

  Zhong, Hongtao ^a   Fan, Kevin ^a   Mahlke, Scott ^a   Schlansker, Michael ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL PATH ARCHITECTURE; GLOBAL COMMUNICATION; INSTRUCTION MEMORY; VLIW PROCESSORS;

BANDWIDTH; COMPUTER SIMULATION; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; PROBLEM SOLVING; PRODUCT DESIGN;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 33746740060     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (34)

1. Synopsys Design Compiler, http://www.synopsys.com.
2. The Trimamn Compiler Infrastructure for Instruction-Level Parallelism, http://www.trimaran.org.
3. S. Aditya, S. Mahlke, and B. Rau. Code size minimization and retargetable assembly for custom EPIC and VLIW instruction formats. ACM TODAES, 5(4):752-773, 2000.
4. V. Agarwal et al. Clock rate versus IPC: the end of the road for conventional microarchitectures. In Proc. 27th Intl. Symposium on Computer Architecture, pages 248-259, June 2000.
5. A. Aletá, J. M. Codina, A. Gonzalez, and D. Kaeli. Instruction replication for clustered microarchitectures. In MICRO 36: Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, page 326, 2003.
6. M. Chu, K. Fan, and S. Mahlke. Region-based hierarchical operation partitioning for multicluster processors. In Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation, pages 300-311, June 2003.
7. R. Colwell et al. Architecture and implementation of a VLIW supercomputer. In Proc. 1990 Conference on Supercomputing, pages 910-919. IEEE Computer Society Press, 1990.
8. T. Conte et al. Instruction fetch mechanisms for VLIW architectures with compressed encodings. In Proc. 29th Intl. Symposium on Microarchitecture, pages 201-211, Dec. 1996.
9. D. Dobberpuhl. The design of a high-performance low-power microprocessor. In Proc. of ISLPED, pages 11-16, 1996.
10. J. Elder and M. Hill. Dinero IV trace-driven uniprocessor cache simulator.
11. J. Ellis. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA, 1985.
12. J. Fisher. Very long instruction word architectures and the ELI-52. In Proc. 10th Annual International Symposium on Computer Architecture., pages 140-150, June 13-17, 1983.
13. E. Gibert, J. Sanchez, and A. Gonzalez. An interleaved cache clustered VLIW processor. In Proc. 16th Intl. Conference on Supercomputing, pages 210-219, June 2002.
14. E. Gibert, J. Sanchez, and A. Gonzalez. Flexible compiler-managed LO buffers for clustered VLIW processors. In Proc. 36th Intl. Symposium on Microarchitecture, pages 315-325, Dec. 2003.
15. V. Kathail, M. Schlansker, and B. Rau. HPL-PD architecture specification: Version 1.1. Technical Report HPL-93-80, Hewlett-Packard Laboratories, Feb 2000.
16. H. Kim and J. Smith. An instruction set and microarchitecture for instruction level distributed processing. In Proc. 29th Intl. Symposium on Computer Architecture, pages 71-81, June 2002.
17. M. Kozuch and A. Wolfe. Compression of embedded system programs. In Proc. 1994 International Conference on Computer Design, pages 270-277, 1994.
18. S. Y. Larin and T. M. Conte. Compiler-driven cached code compression schemes for embedded ILP processors. In Proc. 32nd Intl. Symposium on Microarchitecture, pages 82-92, Dec. 1999.
19. C. Lee et al. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proc. 30th Intl. Symposium on Microarchitecture, Dec. 1997.
20. L. Lee et al. Low-Cost Embedded Program Loop Caching Revisited. Technical Report CSE-TR-411-99, Univ. of Michigan, 1999.
21. S. Liao, S. Devadas, K. Keutzer, and S. Tjiang. Instruction selection using binate covering for code size optimization. In International Conference on Computer-Aided Design, pages 393-399, 1995.
22. D. Matzke. Will physical scalability sabotage performance gains? IEEE Computer, 30(9):37-39, 1997.
23. C. Newburn, A. Huang, and J. Shen. Balancing fine- and medium-grained parallelism in scheduling loops for the XIMD architecture. In Proc. PACT-1993, pages 39-52, 1993.
24. B. R. Rau, W. Y. D. W. L. Yen, and R. A. Towle. The cydra 5 departmental supercomputer. In IEEE Computer, volume 22, pages 12-35, 1989.
25. J. Sánchez and A. Gonzalez. Modulo scheduling for a fully-distributed clustered VLIW architecture. In Proc. 33rd Intl. Symposium on Microarchitecture, pages 124-133, 2000.
26. K. Sankaralingam et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proc. 30th Intl. Symposium on Computer Architecture, pages 422-433, June 2003.
27. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An integrated cache timing, power, and area model. Technical Report WRL-2001-2, Western Research Laboratory, Feb. 2001.
28. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proc. 22nd Intl. Symposium on Computer Architecture, pages 414-425. ACM Press, 1995.
29. C. N. Taylor, S. Dey, and Y. Zhao. Modeling and minimization of interconnect energy dissipation in nanometer technologies. In Proceedings of the 38th conference on Design automation, pages 754-757. ACM Press, 2001.
30. M. Taylor et al. Sclar operand networks: On-chip interconnect for ILP in partitioned architectures. In Proc. 9th Intl. Symposium on High-Performance Computer Architecture, pages 341-343, Feb. 2003.
31. M. Taylor et al. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proc. 31st Intl. Symposium on Computer architecture, pages 2-13, June 2004.
32. H. Wang, L. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc. 36th Intl. Symposium on Microarchitecture, pages 105-114, Dec. 2003.
33. A. Wolfe and J. P. Shen. A variable instruction stream extension to the VLIW architecture. In Proc. ASPLOS-IV, pages 2-14, 1991.
34. Y. Xie, W. Wolf, and H. Lekatsas. A code decompression architecture for VLIW processors. In Proc. 34th Intl. Symposium on Microarchitecture, pages 66-75, 2001.