A code decompression architecture for VLIW processors

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 2001, Pages 66-75

  Xie, Yuan ^a   Wolf, Wayne ^a   Lekatsas, Haris ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE COMPRESSION;

ALGORITHMS; DATA COMPRESSION; DIGITAL STORAGE; EMBEDDED SYSTEMS; PROGRAM PROCESSORS; REDUCED INSTRUCTION SET COMPUTING;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 0035694013     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2001.991106     Document Type: Conference Paper

References (23)

1. Processing the new world of interactive media
2. A VLIW architecture for a trace scheduling compiler
3. The Cydra 5 departmental supercomputer: Design philosophies, decisions and trade-offs
4. Executing compressed programs on an embedded RISC architecture
5. Code density optimization for embedded DSP processors using data compression techniques
6. A decompression core for powerPC
7. Instruction code compression for application specific VLIW processors based on automatic Field Partitioning
8. Improving Dictionary-based code compression in VLIW architectures
9. SAMC: A code compression algorithm for embedded processors
10. Random access decompression using binary arithmetic coding
11. Practical implementations of arithmetic coding
12. Improving code density using compression techniques
13. Compression ratio and decompression overhead tradeoffs in code compression for VLIW architectures
14. Compiler techniques for code compression
15. The digital signal processor derby
16. A fast asynchronous huffman decoder for compressed-code embedded processors