Flexible compiler-managed L0 buffers for clustered VLIW processors

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2003-January, Issue , 2003, Pages 315-325

  Gibert, E ^a   Sanchez J ^a   Gonzalez A ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Computational modeling; Computer architecture; Delay; Electronic mail; Energy consumption; Filters; Microarchitecture; Processor scheduling; VLIW; Wire

Indexed keywords

BENCHMARKING; CACHE MEMORY; COMPUTER ARCHITECTURE; ELECTRONIC MAIL; ELECTRONIC MAIL FILTERS; ENERGY UTILIZATION; FILTERS (FOR FLUIDS); PROGRAM COMPILERS; SCHEDULING; WIRE;

COMPUTATIONAL MODEL; DELAY; MICRO ARCHITECTURES; PROCESSOR SCHEDULING; VLIW;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 84944397775     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2003.1253205     Document Type: Conference Paper

References (25)

1. V. Agarwal, M.S. Hrishikesh, S.W. Keckler and D. Burger, "Clock Rate versus IPC: The End of the Road For Conventional Microarchitectures", in Procs. of the 27th Int. Symp. on Computer Architecture, pp. 248-259, June 2000
2. O. Avissar, R. Barua, D. Stewart, "Heterogeneous Memory Management for Embedded Systems", in Procs. of Int. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, Nov. 2001
3. R. Bahar, G. Albera, S. Manne, "Power and Performance Tradeoffs using Various Caching Strategies", in Procs. of Int. Symp. on Low Power Electronics and Design, 1998
4. D. Bernstein, D. Cohen and D. Maydan, "Dynamic Memory Disambiguation for Array References", in Procs. of 27th Int. Symp. on Microarchitecture, pp. 105-111, Nov. 1994
5. P.P. Chang, S.A. Mahlke, W.Y. Chen, N.J. Water, and W.W. Hwu, "IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors", in Procs. of the 18th Int. Symp. on Computer Architecture, pp. 266-275, May 1991
6. A. Charlesworth, "An Approach to Scientific Array Processing: The Architectural Design of the AP120B/FPS-164 Family", in Computer, 14(9), pp.18-27, 1981
7. B. Cheng, "Compile-Time Memory Disambiguation for C Programs", PhD thesis, Dept. of Computer Science, University of Illinois, May 2000
8. P. Faraboschi, G. Brown, J. Fisher, G. Desoli and F. Homewood, "Lx: A Technology Platform for Customizable VLIW Embedded Processing", in Procs. of the 27th Int. Symp. on Computer Architecture, pp. 203-213, June 2000
9. J. Fridman and Zvi Greefield, "The TigerSharc DSP Architecture", IEEE Micro, pp. 66-76, Jan-Feb. 2000
10. E. Gibert, J. Sánchez and A. González, "Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor", in Procs. of 35th Int. Symp. on Microarchitecture, Nov. 2002
11. E. Gibert, J. Sánchez and A. González, "Local Scheduling Techniques for Memory Coherence in a Clustered VLIW Processor with a Distributed Data Cache", in Procs. of 1st Int. Symp. on Code Generation and Optimization, March 2003
12. L. Gwennap, "Digital 21264 Sets New Standard", Microprocessor Report, 10(14), Oct. 1996
13. R. Huff, "Lifetime-Sensitive Modulo Scheduling", in Procs. of the ACM SIGPLAN'93 Conf. on Programming Languages Design and Implementation, 1993
14. K. Kailas, K. Ebcioglu and A. Agrawala, "CARS: A New Code Generation Framework for Clustered ILP Processors", in Procs. of the 7th Int. Symp. on High-Performance Computer Architecture, Jan. 2001
15. J. Kin, M. Gupta, W. H. Mangione-Smith, "The Filter Cache: An Energy Efficient Memory Structure", in Procs. of 30th Int. Symp. on Microarchitecture, Dec. 1997
16. C. Lee, M. Potkonjak, and W.H. Mangione-Smith, "MediaBench: a Tool for Evaluating and Synthesizing Multimedia and Communication Systems", in Procs. of 30th Int. Symp. on Microarchitecture, pp. 330-335, Dec. 1997
17. J. Llosa, A. González, E. Ayguadé and M. Valero, "Swing Modulo Scheduling", in Procs. of Int. Conf. on Parallel Architectures and Compilation Techniques, pp.80-86, Oct. 1996
18. E. Nystrom and A. E. Eichenberger, "Effective Cluster Assignment for Modulo Scheduling", in Procs. of the 31st Int. Symp. on Microarchitecture, pp. 103-114, 1998
19. E. Özer, S. Banerjia, T.M. Conte, "Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", in Procs. of 31st Symp. on Microarchitecture, Nov. 1998
20. S. Palacharla, N.P. Jouppi, and J.E. Smith, "Complexity-Effective Superscalar Processors", in Procs. of the 24th Int. Symp. on Computer Architecture, pp. 1-13, June 1997
21. P. Panda, N. Dutt, A. Nicolau, "Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications", in Procs. of European Design and Test Conference, March 1997
22. J. Sánchez and A. González, "The Effectiveness of Loop Unrolling for Modulo Scheduling in Clustered VLIW Architectures", in Procs. of the 29th Int. Conf. on Parallel Processing, Aug. 2000
23. J. Sánchez, and A. González, "Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture", in Procs. of 33rd Int. Symp. on Microarchitecture, Dec. 2000
24. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A.Agarwal, "Baring it all to Software: Raw Machines", IEEE Computer, September 1997
25. Y. Wu, R. Rakvic, L. Chen, C. Miao, G. Chrysos, J. Fang, "Compiler Managed Micro-cache Bypassing for High Performance EPIC Processors", in Procs. 35th Int. Symp. on Microarchitecture, Nov. 2002