SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2002, Pages 210-219

An interleaved cache clustered VLIW processor

(3) Gibert, Enric a Sánchez, Jesús a González, Antonio a

a UNIVERSITAT POLITÈCNICA DE CATALUNYA (Spain)

Author keywords

Attraction Buffers; Clustered microarchitectures; Distributed cache; Modulo scheduling; VLIW processors

Indexed keywords

ALGORITHMS; CACHE MEMORY; COMPUTER ARCHITECTURE; PIPELINE PROCESSING SYSTEMS;

DISTRIBUTED CACHE;

PROGRAM PROCESSORS;

EID: 0036377166 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1145/514221.514222 Document Type: Conference Paper

Times cited : (13)

References (29)

1
- 0033717865
- Clock rate versus IPC: The end of the road for conventional microarchitectures
- June
- (2000) Procs. of the 27th Int. Symp. on Computer Architecture , pp. 248-259
- Agarwal, V.¹ Hrishikesh, M.S.² Keckler, S.W.³ Burger, D.⁴

2
- 0032630442
- Maps: A compiler-managed memory system for raw machines
- June
- (1999) Procs. of the 26th Int. Symp. on Computer Architecture
- Barua, R.¹ Lee, W.² Amarasinghe, S.³ Agarwal, A.⁴

3
- 0026157612
- IMPACT: An architectural framework for multiple-instruction-issue processors
- May
- (1991) Procs. of the 18th Int. Symp. on Computer Architecture , pp. 266-275
- Chang, P.P.¹ Mahlke, S.A.² Chen, W.Y.³ Water, N.J.⁴ Hwu, W.W.⁵

4
- 0003452660
- PhD thesis, Department of Computer Science, University of Illinois, May
- (2000) Compile-Time Memory Disambiguation for C Programs
- Cheng, B.¹

5
- 0035176849
- A unified modulo scheduling and register allocation technique for clustered processors
- Sept.
- (2001) Procs. of Int. Conf. on Parallel Architectures and Compilation Techniques
- Codina, J.M.¹ Sánchez, J.² González, A.³

6
- 0036377240
- A comparative study of modulo scheduling techniques
- June
- (2002) Procs. of Int. Conference on Supercomputing
- Codina, J.M.¹ Llosa, J.² González, A.³

7
- 0003831259
- MIT Press
- (1986) Bulldog: A Compiler for VLIW Architectures , pp. 180-184
- Ellis, R.¹

8
- 0033703885
- Lx: A technology platform for customizable VLIW embedded processing
- June
- (2000) Procs. of the 27th Int. Symp. on Computer Architecture , pp. 203-213
- Faraboschi, P.¹ Brown, G.² Fisher, J.³ Desoli, G.⁴ Homewood, F.⁵

9
- 0033888003
- The tigersharc DSP architecture
- Jan.-Feb.
- (2000) IEEE Micro , pp. 66-76
- Fridman, J.¹ Greefield, Z.²

10
- 0010356313
- Technical Report UPC-DAC-2001-23, June
- (2001) An Interleaved Cache Architecture for Clustered VLIW Processors
- Gibert, E.¹ Sánchez, J.² González, A.³

11
- 0002327718
- Digital 21264 sets new standard
- Oct.
- (1996) Microprocessor Report , vol.10 , Issue.14
- Gwennap, L.¹

12
- 0034836754
- CARS: A new code generation framework for clustered ILP processors
- Jan.
- (2001) Procs. of the 7th Int. Symp. on High-Performance Computer Architecture
- Kailas, K.¹ Ebcioglu, K.² Agrawala, A.³

13
- 0010311708
- McGraw-Hill, New York
- (1981) The Architecture of Pipelining Processors
- Kogge, P.M.¹

14
- 0042650298
- Software pipelining: An effective scheduling technique for VLIW machines
- (1988) Procs. on Conf. on Programming Languages and Implementation Design , pp. 318-328
- Lam, M.¹

15
- 0030384118
- Modulo scheduling of loops in control-intensive non-numeric programs
- Dec.
- (1996) Procs. of the 29th Int. Symp. on Microarchitecture , pp. 126-141
- Lavery, D.¹ Hwu, W.W.²

16
- 0016624050
- Access and alignement of data in an array processor
- (1975) IEEE Trans. on Computers , vol.24 , Issue.12 , pp. 1145-1155
- Lawrie, D.H.¹

17
- 0031339427
- Media-Bench: A tool for evaluating and synthesizing multimedia and communication systems
- Dec.
- (1997) Procs. of Int. Symp. on Microarchitecture , pp. 330-335
- Lee, C.¹ Potkonjak, M.² Mangione-Smith, W.H.³

18
- 0029728670
- Swing modulo scheduling
- Oct.
- (1996) Procs. of Int. Conf. on Parallel Architectures and Compilation Techniques (PACT'96) , pp. 80-86
- Llosa, J.¹ González, A.² Ayguadé, E.³ Valero, M.⁴

19
- 0027592731
- The multiflow trace scheduling compiler
- Jan.
- (1993) Journal of Supercomputing , pp. 51-142
- Lowney, P.¹ Freudenberger, S.² Karzes, T.³ Lichtenstein, W.⁴ Nix, R.⁵ O'Donnell, J.⁶ Ruttenberger, J.⁷

20
- 0026980852
- Effective compiler support for predicated execution using the hyperblock
- Dec.
- (1992) Procs. of 25th Int. Symp. on Microarchitecture , pp. 45-54
- Mahlke, S.A.¹ Lin, D.C.² Chen, W.Y.³ Hank, R.E.⁴ Bringmann, R.A.⁵

21
- 0032320834
- Effective cluster assignment for modulo scheduling
- (1998) Procs. of the 31st Int. Symp. on Microarchitecture , pp. 103-114
- Nystrom, E.¹ Eichenberger, A.E.²

22
- 0003318618
- MAP1000 unfolds at equator
- Dec.
- (1998) Microprocessor Report , vol.12 , Issue.16

23
- 0002095855
- Complexity-effective superscalar processors
- June
- (1997) Procs. of the 24th Int. Symp. on Computer Architecture , pp. 1-13
- Palacharla, S.¹ Jouppi, N.P.² Smith, J.E.³

24
- 84889241806
- The manarray embedded processor architecture
- Maastricht, The Netherlands, Sept.
- (2000) Procs. of the 26th. Euromicro Conference: "Informatics: Inventing the future" , vol.1 , pp. 348-355
- Pechanek, G.G.¹ Vassiliadis, S.²

25
- 0031333911
- Cache sensitive modulo scheduling
- Dec.
- (1997) Procs. of 30th Int. Symp. on Microarchitecture , pp. 338-348
- Sánchez, J.¹ González, A.²

26
- 84949503766
- The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures
- Aug.
- (2000) Procs. of the 29th Int. Conf. on Parallel Processing
- Sánchez, J.¹ González, A.²

27
- 0034459218
- Modulo scheduling for a fully-distributed clustered VLIW architecture
- Dec.
- (2000) Procs. of 33rd Int. Symp. on Microarchitecture
- Sánchez, J.¹ González, A.²

28
- 0003759409
- (1998) TMS320C62x/67x CPU and Instruction Set Reference Guide

29
- 0031236158
- Baring it all to software: Raw machines
- September
- (1997) IEEE Computer , pp. 86-93
- Waingold, E.¹ Taylor, M.² Srikrishna, D.³ Sarkar, V.⁴ Lee, W.⁵ Lee, V.⁶ Kim, J.⁷ Frank, M.⁸ Finch, P.⁹ Barua, R.¹⁰ Babb, J.¹¹ Amarasinghe, S.¹² Agarwal, A.¹³

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.