CONTUNT: Thin SOI control tunneling transistor

Solid-State Electronics

Volumn 50, Issue 5, 2006, Pages 754-757

  Dobrovolsky, V ^a   Rossokhaty, V ^a   Cristoloveanu, S ^b  

^a Gina Cody School of Engineering and Computer Science   (Canada)

^b IMEP LAHC   (France)

Author keywords

High frequency; Interband tunneling; MOSFET; SOI; TeraHertz; Thin film

Indexed keywords

ELECTRON TUNNELING; GATES (TRANSISTOR); MATHEMATICAL MODELS; MOSFET DEVICES; THIN FILM CIRCUITS; THIN FILMS;

HIGH FREQUENCY; INTERBAND TUNNELING; SILICON ON INSULATOR (SOI); TERAHERTZ;

TUNNEL DIODES;

EID: 33744947498     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2006.03.002     Document Type: Article

References (27)

1. Dyakonov M., and Shur M.S. New mechanism of plasma wave generation by dc current. Phys Rev Lett 71 (1993) 2465-2468
2. Shur M. Terahertz technology: devices and applications. In: Proc. ESSDERC'05, Grenoble, France, 2005. p. 13-22.
3. Quinn J.J., Kawamoto G., and McCombe B.D. Subband spectroscopy by surface channel tunneling. Surf Sci 73 (1978) 190-196
4. Uemura T., and Baba T. First observation of negative differential resistance in surface tunnel transistors. Jpn J Appl Phys 33 (1994) L207-L210
5. Uemura T., and Baba T. First demonstration of a planar-type surface tunnel transistor (STT): Lateral interband tunnel. Solid State Elect 40 (1996) 519-522
6. Reddick W.A., and Amaratunga A.J. Silicon surface tunnel transistor. Appl Phys Lett 67 (1995) 494-497
7. Koga J., and Toriumi A. Negative differential conductance in three terminal silicon tunneling device. Appl Phys Lett 69 (1996) 1435-1437
8. Koga J., and Toriumi A. Three-terminal silicon surface junction tunneling device for room temperature operation. IEEE Electron Dev Lett 20 (1999) 529-531
9. Omura Y. Negative conductance properties in extremely thin Silicon-on Insulator (SOI) insulated-gate pn-junction devices (SOI Surface Tunnel Transistors). Jpn J Appl Phys 35 (1996) L1401-L1403
10. Koga J., and Toriumi A. Negative differential conductance at room temperature in three terminal silicon surface junction tunneling device. Appl Phys Lett 70 (1997) 2138-2140
11. Omura Y. Two-dimensional quantization effect on indirect tunneling in an insulated-gate lateral pn-junction with a thin silicon layer. Jpn J Appl Phys 39 (2000) 1597-1603
12. Hansch W., Fink C., Schulze J., and Eisele I. A vertical MOS-gated Esaki tunneling transistor in silicon. Thin Solid Films 369 (2000) 387-389
13. Bhuwalka K.K., Sedlmaier S., Ludsteck A.K., Tolksdorf C., Schulze J., and Eisele I. Vertical tunnel field-effect transistor. IEEE Trans Electron Dev 51 (2004) 279-282
14. Sedlmaier S., Bhuwalka K.K., Ludsteck A.K., Schmidt M., Schulze J., Hansch W., et al. Gate-controlled resonant interband tunneling in silicon. Appl Phys Lett 85 (2004) 1707-1709
15. Bhuwalka K.K., Schulze J., and Eisele I. A simulation approach to optimize the electrical parameters of a vertical tunnel field-effect transistor. IEEE Trans Electron Dev 52 (2005) 1541-1547
16. Zaslavsky A., Mariolle D., Deleonibus S., Fraboulet D., Luryi S., Liu J., et al. Interband tunneling-based ULSI-compatible silicon devices. In: Huff H.R., Fabry L., and Kishino S. (Eds). Semiconductor silicon Vol. 2 (2002), Electrochemical Society, Pennington, New Jersey 956-967
17. Aydin C., Zaslavsky A., Luryi S., Cristoloveanu S., Mariolle D., Fraboulet D., et al. Lateral interband tunneling transistor in silicon-on-insulator. Appl Phys Lett 84 (2004) 1780-1782
18. Vyurkov V., Ryzhii V., Vaccaro P.O., and Aida T. Physics and characteristics of a lateral p-n junction tunneling transistor. Physica E 21 (2004) 867-871
19. + junction in thin SOI MOS structures. Microelectron Eng 72 (2004) 379-382
20. Luryi S. Frequency limit of double-barrier resonant-tunneling oscillators. Appl Phys Lett 47 (1985) 490-492
21. Pikus G.E. Basics of theory of semiconductor devices (1965), Nauka, Moscow [in Russian]
22. Sze S.M. Semiconductor devices: Physics and technology (2002), Wiley, New York
23. Reddick WA, Amaratunga AJ. Gate controlled surface tunneling transistor. In: Proc High Speed Semiconductor Dev Circuits; 1995. p. 490-7.
24. Celler G.K., and Cristoloveanu S. Frontiers of silicon-on-insulator. J Appl Phys 93 9 (2003) 4955-4978
25. Lohvinov H., Gurevich Y., and Titov O. Nonlinear size effects of hot electrons in semiconductor thin films. Rev Mex Fis 49 5 (2003) 482-484
26. Kwock K.Ng. Complete guide to semiconductor devices (1995), McGraw-Hill, New York
27. Gonzalez A.F., Bhattacharya M., Kulkarni S., and Mazumder P. CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differential-resistance devices. IEEE J Solid-State Circ 36 (2001) 924-932