Nanotechnology: Role in emerging nanoelectronics

Solid-State Electronics

Volumn 50, Issue 4, 2006, Pages 536-544

  Yu, B ^a   Meyyappan, M ^a  

^a NASA AMES RESEARCH CENTER   (United States)

Author keywords

Computing; Data storage; Nanoelectronics; Nanotechnology; Transistor

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; MICROPROCESSOR CHIPS; NANOSTRUCTURED MATERIALS; NANOTECHNOLOGY; SEMICONDUCTOR MATERIALS; TRANSISTORS;

COMPUTING; MOORE'S LAW; NANOELECTRONICS; SEMICONDUCTOR NANOSTRUCTUES;

QUANTUM THEORY;

EID: 33646501917     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2006.03.028     Document Type: Article

References (32)

1. International Technology Roadmap for Semiconductors, 2004 version (update).
2. Momose H.S., Ono M., Yoshitomi T., Ohguro T., Makamura S., Saito M., et al. 1.5 nm direct-tunneling gate oxide Si MOSFET's. IEEE Trans Electron Dev 43 (1996) 1233-1242
3. Nguyen T.N., and Plummer J.D. Physical mechanisms responsible for short-channel effects in MOS devices. IEEE IEDM Tech Dig (1981) 596-599
4. Taur Y., Wann C., and Frank D.J. 25 nm CMOS design considerations. IEEE IEDM Tech Dig (1998) 789-792
5. Hutchby J.A., Bourianoff G.I., Zhirnov V.V., and Brewer J.E. Extending the road beyond CMOS. IEEE Cir Dev (2002) 28-41
6. In: Meyyappan M. (Ed). Carbon nanotubes: science and application (2004), CRC Press, Boca Raton, FL
7. Wind S.J., Appenzellar J., Martel R., Derycke V., and Avouris Ph. Vertical scaling of carbon nanotube field-effect transistors using top electrodes. Appl Phys Lett 80 (2002) 3817-3819
8. Yu B., Wang H., Joshi A., Xiang Q., Ibok E., and Lin M.R. 15 nm gate length planar CMOS transistor. IEDM Tech Dig (2001) 937-939
9. Sarazzin P. Chapter 8 in Ref. [6].
10. Li J., Ng H.T., Cassell A.M., Fan W., Chen H., Ye Q., et al. Carbon nanotube nanoelectrode array for ultrasenstive DNA detection. Nano Lett 3 (2003) 597-602
11. Li J., Lu Y., Ye Q., Cinke M., Han J., and Meyyappan M. Carbon nanotube sensors for gas and organic vapor detection. Nano Lett 3 (2003) 929-933
12. Ngo Q., Cruden B.A., Cassell A.M., Sims G., Meyyappan M., Li J., et al. Thermal interface properties of Cu-filled vertically aligned carbon nanofiber arrays. Nano Lett 4 (2004) 2403-2407
13. Hisamoto D. FD/DG-SOI MOSFET - a viable approach to overcome the device scaling limit. IEDM Tech Dig (2001) 429-432
14. Choi Y.K., King T.J., and Hu C. Nanoscale CMOS spacer FinFET for the terabit era. IEEE Electron Dev Lett 23 (2002) 25-27
15. Yu B., Chang L., Ahmed S., Wang H., Bell S., Yang C.Y., et al. Scaling FinFET to 10 nm gate length. IEDM Tech Dig (2002) 251-254
16. Yang F.L. 5 nm-gate nanowire FinFET. Symp VLSI Tech Dig (2004) 196-197
17. Wagner R.S. VLS mechanism of crystal growth. In: Levitt A.P. (Ed). Whisker technology (1970), Wiley Interscience, New York 47-120
18. Yu B, Calebotta G, Yuan K, Meyyappan M. 1-D semiconductor nanowires: synthesis and logic device applications. MRS Spring Meeting, San Francisco, 2005.
19. Cui Y., and Lieber C.M. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science 291 (2001) 851-853
20. Huang Y., Duan X., Cui Y., Lauhon L.J., Kim K.H., and Lieber C.M. Logic gates and computation from assembled nanowire building blocks. Science 294 (2001) 1313-1317
21. Melosh N.A., Boukai A., Diana F., Gerardot B., Badolato A., Petroff P.M., et al. Ultra-density nanowire lattices and circuits. Science 300 (2003) 112-115
22. Cui Y., Zhong Z., Wang D., Wang W.U., and Lieber C.M. High-performance silicon nanowire field-effect transistors. Nano Lett 3 (2003) 149-152
23. Ng H.T., Han J., Yamada T., Nguyen P., Chen Y.P., and Meyyappan M. Single crystal nanowire vertical surround-gate field-effect transistor. Nano Lett 4 (2004) 1247-1252
24. Chik H., Liang J., Cloutier S.G., Kouklin N., and Xu J.M. Periodic array of uniform ZnO nanorods by second-order self-assembly. Appl Phys Lett 84 (2004) 3376-3378
25. Lew K.K., Reuther C., Carim A.H., and Redwing J.M. Template-directed vapor-liquid-solid growth of silicon nanowires. J Vac Sci Technol B 20 (2002) 389-392
26. Bjork M., Thelander C., Hansen A.E., Jensen L.E., Larsson M.W., Wallenberg L.R., et al. Few-electron quantum dots in nanowires. Nano Lett 4 (2004) 1621-1625
27. Tan S., Tang Z., Liang X., and Kotov N.A. Resonance tunneling diode structures on CdTe nanowires made by conductive AFM. Nano Lett 4 (2004) 1637-1641
28. Whang D., Jin S., and Lieber C.M. Nanolithography using hierarchically assembled nanowire masks. Nano Lett 3 (2003) 951-954
29. Li J., Ye Q., Ng H.T., Cassell A., Stevens R., Han J., et al. A bottom-up approach for carbon nanotube interconnects. Appl Phys Lett 82 (2003) 2491-2493
30. Wang D., Qian F., Yang C., Zhong Z., and Lieber C.M. Rational growth of branched and hyperbranched nanowire structures. Nano Lett 4 (2004) 871-874
31. Li C., Zhang D., Liu X., Han S., Tang T., Zhou C., et al. Fabrication approach for molecular memory arrays. Appl Phys Lett 82 (2003) 645-647
32. Li C., Fan W., Lei B., Zhang D., Han S., Tang T., et al. Multilevel memory based on molecular devices. Appl Phys Lett 84 (2004) 949-1951