Compact CMOS modelling for advanced analogue and RF applications

IEICE Transactions on Electronics

Volumn E87-C, Issue 6, 2004, Pages 854-866

  Klaassen, Dirk B M ^a   Van Langevelde, Ronald ^a   Scholten, Andries J ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

Analogue applications; Compact modelling; Compact models; MOSFET; R2R circuit; RF applications; RF performance; Variable transconductance circuit

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; COMPUTER SIMULATION; MOS CAPACITORS; MOSFET DEVICES; SPURIOUS SIGNAL NOISE; TRANSCONDUCTANCE;

ANALOGUE APPLICATIONS; CIRCUIT DESIGN; COMPACT MODELING; VARIABLE TRANSCONDUCTANCE CIRCUIT;

CMOS INTEGRATED CIRCUITS;

EID: 3042693539     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (61)

1. International Technology Roadmap for Semiconductors, 2001 Edition, http://public.itrs.net/Files/2001ITRS/Home.htm
2. Compact Model Council homepage: http://www.eigroup.org/cmc/
3. http://www-device.eecs.berkeley.edu/~bsim
4. Documentation and source code of MOS Model 9 and MOS Model 11 can be found at http://www.semiconductors.philips.com/Philips_Models/
5. C. Enz, F. Krummenacher, and E. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integr. Circuits Signal Process., vol.8, pp.83-114, 1995.
6. http://legwww.epfl.ch/ekv/
7. J. He, X. Xi, M. Chan, A. Niknejad, and C. Hu, "An advanced surface-potential-plus MOSFET model," Proc. Nanotech 2003, vol.2, pp.262-265, Computational Publications, Boston, 2003.
8. G. Gildenblat, T.-L. Chen, X. Gu, H. Wang, and X. Cai, "SP: An advanced surface-potential-based compact MOSFET model," Proc. IEEE 2003 Custom Integrated Circuits Conference, pp.233-240, Sept. 2003.
9. M. Miura-Mattausch, H. Ueno, M. Tanaka, H.J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "HiSIM: A MOSFET model for circuit simulation connecting circuit performance with technology," IEDM 2002 Technical Digest, pp.109-112, Dec. 2002.
10. M. Miura-Mattausch, H. Ueno, H.J. Mattausch, K. Morikawa, S. Itoh, A. Kobayashi, and H. Masuda, "100 nm-MOSFET model for circuit simulation: Challenges and solutions," IEICE Trans. Electron., vol.E86-C, no.6, pp.1009-1021, June 2003.
11. http://www.starc.or.jp/kaihatu/pdgr/hisim/
12. G. Gildenblat, X. Cai, T.-L. Chen, X. Gu, and H. Wang, "Reemergence of the surface-potential-based compact MOSFET models," IEDM 2003 Technical Digest, pp.863-866, Dec. 2003.
13. R. van Langevelde, A.J. Scholten, R.J. Havens, L.F. Tiemeijer, and D.B.M. Klaassen, "Advanced compact MOS modelling," Proc. European Solid-State Device Research Conference, ESSDERC 2001, pp.81-88, 2001.
14. R. van Langevelde and F.M. Klaassen, "Effect of gate-field dependent mobility degradation on distortion analysis in MOSFET's," IEEE Trans. Electron Devices, vol.ED-44, no. 11, pp.2044-2052, 1997.
15. R. van Langevelde and F.M. Klaassen, "Accurate drain conductance modeling for distortion analysis in MOSFET's," IEDM 1997 Technical Digest, pp.313-316, Dec. 1997.
16. R. van Langevelde, L.F. Tiemeijer, R.J. Havens, M.J. Knitel, R.F.M. Roes, P.H. Woerlee, and D.B.M. Klaassen, "RF-distortion in deep-submicron CMOS technologies," IEDM 2000 Technical Digest, pp.807-810, Dec. 2000.
17. "IEEE Recommended Practices #P1485 on: Test Procedures for Micro-electronic MOSFET Circuit Simulator Model Validation (draft)," available on CMC website [2].
18. W. Liu, "Model quality needs to be job one," IEEE Circuits Devices Mag., vol.18, no.6, pp.29-35, Nov. 2002.
19. Y. Tsividis, Operation and modeling of the MOS transistor, Second Ed., pp.179-181, WCB/McGraw-Hill, 1999.
20. R. van Langevelde, A compact MOSFET model for distortion analysis in analog circuit design, Ph.D. Thesis, Eindhoven University of Technology, Eindhoven, The Netherlands, 1998.
21. K. Joardar, K.K. Gullapulli, C.C. McAndrew, M.E. Burnham, and A. Wild, "An improved MOSFET model for circuit simulation," IEEE Trans. Electron Devices, vol.ED-45, no.1, pp.134-148, 1998.
22. Y.P. Tsividis, Z. Czarnul, and S.C. Fang, "MOS transconductors and integrators with high linearity," Electron. Lett., vol.22, no.5, pp.245-246, 1986.
23. S.-Y. Oh, D.E. Ward, and R.W. Dutton, "Transient analysis of MOS transistors," IEEE J. Solid-State Circuits, vol.15, pp.636-643, 1980.
24. J.R. Brews, "A charge-sheet model of the MOSFET," Solid-State Electron., vol.21, no.2, pp.345-355, 1978.
25. H.C. Pao and C.T. Sah, "Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors," Solid-State Electron., vol.9, no.10, pp.927-937, 1966.
26. G. Gouget and A. Juge, "BSIM3v3.2 and BSIM4 benchmarks for MOS transistors in dynamic operation using Eldo," presented at the Compact Model Council meeting, Dec. 2000: http://www.eigroup.org/cmc/minutes/st121400. pdf
27. A.J. Scholten, R. van Langevelde, H.M.J. Boots, D.B.M. Klaassen, G. Gouget, and A. Juge, "BSIM4 and MOS Model 11 benchmarks for MOSFET capacitances," presented at the Compact Model Council meeting, March 2001: http://www.eigroup.org/cmc/minutes/dk_cap_new.pdf
28. A.L. McWorther, "1/f noise and germanium surface properties," in Semiconductor Surface Physics, p.207, Univ. of Pennsylvania Press, Philadelphia, PA, 1957.
29. F.N. Hooge, T.G.M. Kleinpenning, and L.K.J. Vandamme, "Experimental studies on 1/f noise," Rep. Prog. Phys., vol.44, pp.497-532, 1981.
30. R. Jayaraman and C. Sodini, "A 1/f noise technique to extract the oxide trap density near the conduction band edge of silicon," IEEE Trans. Electron Devices, vol.ED-36, no.9, pp.1773-1782, 1989.
31. K.K. Hung, P.K. Ko, C. Hu, and Y.C. Cheng, "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors," IEEE Trans. Electron Devices, vol.ED-37, no.3, pp.654-665, 1990.
32. K.K. Hung, P.K. Ko, C. Hu, and Y.C. Cheng, "A physics-based MOSFET noise model for circuit simulators," IEEE Trans. Electron Devices, vol.ED-37, no.5, pp.1323-1333, 1990.
33. G. Ghibaudo, O. Roux, C. Nguyen-Duc, F. Balestra, and J. Brini, "Improved analysis of low frequency noise in field-effect MOS transistors," Phys. Stat. Sol. a, vol.124, pp.571-582, 1991.
34. A.J. Scholten, L.F. Tiemeijer, R. van Langevelde, R.J. Havens, A.T.A. Zegers-van Duijnhoven, and V.C. Venezia, "Noise modeling for RF CMOS circuit simulation," IEEE Trans. Electron Devices, vol.ED-50, no.3, pp.618-632, 2003.
35. L.F. Tiemeijer, L.M.F. de Maaijer, R. van Langevelde, A.J. Scholten, and D.B.M. Klaassen, "RF CMOS modelling," in Analog Circuit Design, eds. W. Sansen, J. Huijsing, and R. van de Plassche, pp. 129-149, 1999.
36. A. Litwin, "Overlooked interfacial silicide-polysilicon gate resistance in MOS transistors," IEEE Trans. Electron Devices, vol.ED-48, no.9, pp.2179-2181, 2001.
37. W. Liu, R. Charpurey, M.C. Chang, U. Erdogan, R. Aggarwal, and J.P. Mattia, "RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 Spice model," IEDM 1997 Technical Digest, pp.309-312, Dec. 1997.
38. L.F. Tiemeijer and D.B.M. Klaassen, "Geometry scaling of the substrate loss of RF MOSFET's," Proc. European Solid-State Device Research Conference, ESSDERC 1998, pp.480-483, 1998.
39. R.R.J. Vanoppen, J.A.M. Geelen, and D.B.M. Klaassen, "The high-frequency analogue performance of MOSFET's," IEDM 1994 Technical Digest, pp. 173-176, Dec. 1994.
40. max realised at 0.18 μm gate length in an industrial RF-CMOS technology," IEDM 2001 Technical Digest, pp.223-226, Dec. 2001.
41. T. Smedes and F.M. Klaassen, "An analytical model for the non-quasi-static small-signal behaviour of submicron MOSFET's," Solid-State Electron., vol.38, no.1, pp.121-130, 1995.
42. L.F. Tiemeijer, P.W.H. de Vreede, A.J. Scholten, and D.B.M. Klaassen, "MOS Model 9 based non-quasi-static small-signal model for RF circuit design," Proc. European Solid-State Device Research Conference, ESSDERC 1999, pp.652-655, 1999.
43. M. Chan, K.Y. Hui, C. Hu, and P.K. Ko, "A robust and physical BSIM3 non-quasi-static transient and ac small-signal model for circuit simulation," IEEE Trans. Electron Devices, vol.ED-45, no.4, pp.834-841, 1998.
44. A.J. Scholten, L.F. Tiemeijer, P.W.H. de Vreede, and D.B.M. Klaassen, "A large-signal non-quasi-static MOS model for RF circuit simulation," IEDM 1999 Technical Digest, pp.163-166, Dec. 1999.
45. A.A. Abidi, "High-frequency noise measurements on FET's with small dimensions," IEEE Trans. Electron Devices, vol.ED-33, no.11, pp.1801-1805, 1986.
46. P. Klein, "An analytical thermal noise model of deep submicron MOSFET's for circuit simulation with emphasis on the BSIM3v3 SPICE model," Proc. European Solid-State Device Research Conference, ESSDERC 1998, pp.460-463, 1998.
47. P. Klein, "An analytical thermal noise model of deep submicron MOSFET's," IEEE Electron Device Lett., vol.20, pp.399-401, 1999.
48. G. Knoblinger, "RF noise of deep-submicron MOSFET's: Extraction and modeling," Proc. European Solid-State Device Research Conference, ESSDERC 2001, pp.331-334, 2001.
49. L.M. Franca-Neto and J.S. Harris, "Excess noise in sub-micron silicon FET: Characterisation, prediction and control," Proc. European Solid-State Device Research Conference, ESSDERC 1999, pp.252-255, 1999.
50. A.J. Scholten, H.J. Tromp, L.F. Tiemeijer, R. van Langevelde, R.J. Havens, P.W.H. de Vreede, R.F.M. Roes, P.H. Woerlee, A.H. Montree, and D.B.M. Klaassen, "Accurate thermal noise model for deep-submicron CMOS," IEDM 1999 Technical Digest, pp. 155-158, Dec. 1999.
51. A.J. Scholten, L.F. Tiemeijer, R. van Langevelde, R.J. Havens, V.C. Venezia, A.T.A. Zegers-van Duijnhoven, B. Neinhüs, C. Jungemann, and D.B.M. Klaassen, "Compact modeling of drain and gate current noise for RF CMOS," IEDM 2002 Technical Digest, pp. 129-132, Dec. 2002.
52. A.J. Scholten, L.F. Tiemeijer, R. van Langevelde, R.J. Havens, A.T.A. Zegers-van Duijnhoven, R. de Kort, V.C. Venezia, and D.B.M. Klaassen, "Compact modeling of noise for RF CMOS circuit design," in Noise in Devices and Circuits, Proc. SPIE, vol.5113, pp.93-104, 2003.
53. C. Jungemann, B. Neinhüs, C.D. Nguyen, B. Meinerzhagen, R.W. Dutton, A.J. Scholten, and L.F. Tiemeijer, "Hydrodynamic modeling of RF noise in CMOS devices," IEDM 2003 Technical Digest, pp.871-874, Dec. 2003.
54. A. van der Ziel, Noise in solid-state devices and circuits, pp.88-92, Wiley-Interscience, New York, 1986.
55. R. van Langevelde, J.C.J. Paasschens, A.J. Scholten, R.J. Havens, L.F. Tiemeijer, and D.B.M. Klaassen, "Compact modeling of drain and gate current noise for RF CMOS," IEDM 2003 Technical Digest, pp.867-870, Dec. 2003.
56. F.M. Klaassen and J. Prins, "Thermal noise of MOS transistors," Philips Res. Rep., vol.22, pp.505-514, 1967.
57. F.M. Klaassen, "On the influence of hot carrier effects on the thermal noise of field-effect transistors," IEEE Trans. Electron Devices, vol.ED-17, no.10, pp.858-862, 1970.
58. F.M. Klaassen, "Comments on hot carrier noise in field-effect transistors," IEEE Trans. Electron Devices, vol.ED-18, no.1, pp.74-75, 1971.
59. J.C. Paasschens, A.J. Scholten, and R. van Langevelde, "Generalisations of the Klaassen-Prins equation for calculation the noise of semiconductor devices," submitted for publication.
60. N.D. Arora, MOSFET models for VLSI circuit simulation, Springer-Verlag, Vienna/New York, 1993.
61. C. Jacoboni, C. Canalo, G. Ottaviani, and A. Quaranta, "A review of some charge transport properties of silicon," Solid-State Electron., vol.20, no.1, pp.77-89, 1977.