Characterizing and modeling minimum energy operation for subthreshold circuits

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 90-95

  Calhoun, Benton H ^a   Chandrakasan, Anantha ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Energy model; Minimum energy point; Subthreshold circuits; Subthreshold model

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; ENERGY UTILIZATION; FIR FILTERS; MATHEMATICAL MODELS; OPTIMIZATION;

ENERGY MODELS; MINIMUM ENERGY POINT; SUBTHRESHOLD CIRCUITS; SUBTHRESHOLD MODELS;

INTEGRATED CIRCUITS;

EID: 16244415208     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013265     Document Type: Conference Paper

References (15)

1. R. Amirtharajah, et al, "A Micropower Programmable DSP Powered using a MEMS-based Vibration-to-Electric Energy Converter," ISSCC, 2000.
2. A. Wang, et al, "Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits," Intl. Symp. on VLSI, pp. 7-11, 2002.
3. J. Burr and A. Peterson, "Ultra Low Power CMOS Technology," 3rd NASA Symposium on VLSI Design, pp. 4.2.1-4.2.13, 1991.
4. R. Gonzalez, et al, "Supply and Threshold Voltage Scaling for Low Power CMOS," JSSC, vol 32, no 8, pp. 1210-1216, Aug 1997.
5. M. Stan, "Optimal Voltages and Sizing for Low Power," Intl. Conf. on VLSI Design, pp. 428-433, 1999.
6. J. Kao, et al, "A 175-mV Multiply-Accumulate Unit Using an Adaptive Supply Voltage and Body Bias Architecture," JSSC, vol 37, no 11, pp. 1545-1554, Nov 2002.
7. TH for Low-Power and High-Speed Applications", DAC, pp. 469-474, 2000.
8. A. Bhavnagarwala, et al, "A Minimum Total Power Methodology for Projecting Limits on CMOS GSI," Trans. on VLSI Systems, vol 8, no 3, pp. 235-251, June 2000.
9. R. Brodersen, et al, "Methods for True Power Minimization," ICCAD, pp. 35-42, 2002.
10. E. Vittoz, "Micropower Techniques," Design of VLSI Circuits for Telecommunication and Signal Processing, ed. J.E. Franca and Y.P. Tsividis, ch. 5, Prentice Hall, 1994.
11. H. Kim and K. Roy, "Ultra-low Power DLMS Adaptive Filter for hearing Aid Applications," ISLPED, 2001.
12. A. Bryant, et al, "Low-Power CMOS at Vdd=4kT/q," Device Research Conference, pp. 22-23, 2001.
13. A. Wang and A. Chandrakasan, "A 180mV FFT Processor Using Sub-threshold Circuit Techniques," ISSCC, 2004.
14. R. Corless, et al, "On the Lambert W Function", Advances in Computational Mathematics, vol. 5, pp. 329-359, 1996.
15. A. Bellaouar, et al, "Supply Voltage Scaling for Temperature Insensitive CMOS Circuit Operation," IEEE Trans. on Circuits and Systems, vol. 45, no. 3, pp. 415-417, March, 1998.