Optimization of VDD and VTH for low-power and high speed applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 469-474

  Nose, Koichi ^a   Sakurai, Takayasu ^a  

^a INSTITUTE OF INDUSTRIAL SCIENCE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DEVICE PARAMETERS; HIGH-SPEED APPLICATIONS; HIGHEST TEMPERATURE; LEAKAGE POWER; PROCESS VARIATION; SHORT-CHANNEL EFFECT; SUPPLY VOLTAGES; TECHNOLOGY PARAMETERS;

COMPUTER AIDED DESIGN;

OPTIMIZATION;

EID: 84884698255     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368755     Document Type: Conference Paper

References (12)

1. J. Burr and A. Perterson, "Ultra low power CMOS technology," NASA VLSI Design Symposium, pp. 4.2.1-4.2.13, 1991.
2. R. Gonzalez, B. M. Gordon and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE Jounal of Solid-State Circuit, vol. 32, pp. 1210-1216, Aug., 1997.
3. Z. Chen, C. Diaz, J. D. Plummer, M.Cao and W. Greene, "0.18um dual Vt MOSFET processing and energy-delay measurement," IEDM tech. digest, pp. 851-854, 1996.
4. The National Technology Roadmap for Semiconductors, SIA Handbook, 1998.
5. K. Nose and T. Sakurai, "Closed-Form Expressions for Short-Circuit Power ofShort-Channel CMOS Gates and Its Scaling Characteristics," Proceedings of ITC-CSCC, pp.1741-1744, July, 1998.
6. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," IEEE Jounal of Solid-State Circuits, vol.25, pp. 584-593, Apr., 1990.
7. A. Bellaouar, A. Fridi, M. I. Elmasry and K. Itoh, "Supply voltage scaling for temperature insensitive CMOS circuit operation," IEEE Transaction on Circuit and Systems II, vol. 45, pp. 415-417, Mar., 1998.
8. C. Park et al, "Reversal of temperature dependence of integrated circuits operation at very low voltages," IEDM Tech., Digest, pp. 71-74, 1995.
9. K. Kanda, K. Nose, H. Kawaguchi and T. Sakurai, "Design Impact of Positive Temperature Dependence of Drain Current in Sub 1V CMOS VLSI's," Proceedings CICC'99, pp.563-566, May, 1999.
10. Yuan Taur and Tak H. Ning, "Fundamental of Modern VLSI Devices," by Cambridge University Press, pp. 131, 1998.
11. J. Burr and J. Shott, "A 200mV encoder-decoder circuit using Stanford Ultra Low -Power CMOS," ISSCC Digest of Tech. Papers, pp. 84-85, Feb., 1994.
12. H.Kawaguchi, Y.Itaka and T.Sakurai, "Dynamic Leakage Cut-off Scheme for Low-Voltage SRAM's," Symp. on VLSI Circuits, pp.140-141, June, 1998.