Low-power low-voltage library cells and memories

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 3, Issue , 2001, Pages 1521-1524

  Piguet, Christian ^a,b   Masgonty, Jean Marc ^a   Cserveny, Stefn ^a   Arm, Claude ^a   Pfister, Pierre David ^a  

^a CSEM   (Switzerland)

^b EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

BITLINES; CROSSTALK EFFECT; DEEP SUB-MICRON TECHNOLOGY; LIBRARY CELLS; LOW POWER; LOW SUPPLY VOLTAGES; NEW APPROACHES; SIGNAL INPUT; SRAM MEMORIES; STANDARD CELL; SYSTEMS ON CHIPS; WIRE DELAYS;

ELECTRIC BATTERIES; PROGRAMMABLE LOGIC CONTROLLERS;

DIGITAL LIBRARIES;

EID: 25144469898     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. C. Arm, JM. Masgonty, C. Piguet, "Double-Latch Clocking Scheme for Low-Power I.P. Cores", PATMOS 2000, Goettingen, Germany, September 13-15, 2000.
2. "Low Power Design in Deep Submicron Electronics", NATO ASI Series, Series E: Applied Sciences - Vol. 337, Editors W. Nebel, J. Mermet, Kluwer Academic Publishers, 1997.
3. C. Piguet, J. Zahnd, "Signal-Transition Graphs-based Design of Speed-Independent CMOS Circuits", ESSCIRC'98, September 21-24, 1998, Den Haag, The Netherlands, pp. 432-435.
4. C Piguet, "Robustness of Asynchronous Sequential Standard Cells in a Synchronous Environment", AINT'2000, "Asynchronous Interfaces", Delft, The Netherlands, July 19-20, 2000.
5. C. Piguet, "Design of Low-Power Libraries", Invited Paper at ICECS'98, September 7-9, 1998, Lisbon, Portugal, Vol. 2 of 3, pp. 2.175-2.180.
6. http://notes.sematech.org/ntrs/rdmpmem.nsf.
7. D. Liu, C. Svensson, "Trading Speed for Low Power by Choice of Supply and Threshold Voltages", JSSC-28, No 1, Jan. 1993, pp. 10-17.
8. V. von Kaenel et al. "Automatic Adjustment of Threshold & Supply Voltage Minimum Power Consumption in CMOS Digital Circuits", 1994 IEEE Symposium on Low Power Electronics, San Diego, October 10-12, 1994, pp. 78-79.
9. C Piguet et al. "Low-Power Design of 8-bit Embedded CoolRISC Microcontroller Cores", IEEE JSSC, Vol. 32, No 7, July 1997, pp. 1067-1078.
10. K. Itoh at al. "Trends in Low-Power RAM Circuit Technologies", Proc. IEEE, Vol. 83, No 4, April 1995, pp. 524-543.
11. H. Morimura et al. "A Shared-Bitline SRAM Cell Architecture for 1-V Ultra Low-Power Word-Bit Configurable Macrocells", Proc. ISLPED 1999, San Diego, USA.
12. http://www.viraaelogic.com.
13. N. Tzartzanis et al. "A Low-Power SRAM with Resonantly Powered Data, Address, Word and Bit Lines", Proc. ESSCIRC2000, September 19-21, 2000, Stockholm, pp. 336-339.
14. Private Communication.