Energy efficient asymmetrically ported register files

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2003, Pages 2-7

  Aggarwal, Aneesh ^a   Franklin, Manoj ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; MICROPROCESSOR CHIPS; MONOLITHIC INTEGRATED CIRCUITS; POWER ELECTRONICS;

ENERGY EFFICIENT ASYMMETRICALLY PORTED REGISTER FILES; INSTRUCTIONS PER CYCLE; POWER CONSUMPTION;

DESIGN FOR TESTABILITY;

EID: 0345413338     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. R. Balasubramonian, et. al., "Reducing the Complexity of the Register File in Dynamic Superscalar Processors," Proc. Micro-34, 2001.
2. D. Brooks and M. Martonosi, "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance," Proc. HPCA, 1999.
3. D. Brooks, V. Tiwari and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," Proc. ISCA, 2000.
4. T. D. Burd and B. Peters, "Power analysis of a microprocessor: A study of an implementation of the MIPS R3000," ERL Technical report, University of California, Berkeley, May 1994.
5. D. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0," Computer Arch. News, June 1997.
6. J.-L. Cruz, et. al., "Multiple-Banked Register File Architectures," Proc. ISCA-27, 2000.
7. K. Farkas, et. al., "The Multicluster Architecture: Reducing Cycle Time Through Partitioning," Proc. ISCA-24, 1997.
8. K. Farkas, et. al., "Register File Considerations in Dynamically Scheduled Processors," Proc. HPCA, 1996.
9. D. R. Gonzales, "Micro-RISC architecture for the wireless market," IEEE Micro, July/August 1999.
10. M. K. Gowan, et. al., "Power Considerations in the Design of the Alpha 21264 Microprocessor," Proc. DAC, 1998.
11. S. Heo, et. al., "Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy," Proc. Conf. on Advanced Research in VLSI, March 2001.
12. J. Janssen and H. Corporaal, "Partitioned Register File for TTAs," Proc. Micro-28, 1995.
13. A. Kalambur and M. J. Irwin, "An extended addressing mode for low power," Proc. IEEE Symposium on Low Power Electronics, August 1997.
14. R. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, March/April 1999.
15. A. Kumar, "The HP PA 8000 RISC CPU," IEEE Micro, April 1997.
16. S. Palacharla, "Complexity-Effective Superscalar Processors," PhD thesis, University of Wisconsin, 1998.
17. S. Rixner, et. al., "Register Organization for Media Processing," Proc. HPCA, 2000.
18. J. Swensen and Y. Patt, "Hierarchical Registers for Scientific Computers," Proc. ICS, 1988.
19. V. Tiwari, et al., "Reducing Power in High-performance Microprocessors," Proc. DAC, 1998.
20. D. M. Tullsen et. al., "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proc. ISCA, 1996.
21. K. C. Yeager, "The MIPS R10000 Superscalar Microprocessor," IEEE Micro, April 1996.
22. R. Yung and N. Wilhelm, "Caching Processor General Registers," Proc. ICCD, 1995.
23. J. Zalamea, et. al., "Two-Level Hierarchical Register File Organization for VLIW Processors," Proc. Micro-33, 2000.
24. V. Zyuban and P. Kogge, "Optimization of High-Performance Superscalar Architectures for Energy Efficiency," Proc. ISLPED, 2000.
25. V. Zyuban and P. Kogge, "Split register file architectures for inherently low power microprocessors," Power Driven Microarchitecture Workshop at ISCA98, June 1998.