In-line interrupt handling for software-managed TLBs

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2001, Pages 62-67

  Jaleel, A ^a   Jacob, B ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; MICROPROCESSOR CHIPS; MODEMS; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS;

TRANSLATION LOOKASIDE BUFFER (TLB);

BUFFER STORAGE;

EID: 0035189552     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. The interaction of architecture and operating system design
2. Virtual memory primitives for user programs
3. AMD unveils first superscalar 29K core
4. x86 has plenty of performance headroom
5. Performance analysis of the Alpha 21264-based Compaq ES40 system
6. Intel's P6 uses decoupled superscalar design
7. Digital 21264 sets new standard
8. Circuits for wide-window superscalar processors
9. Architectural support for translation table management in large address space machines
10. A look at several memory-management units, TLB-refill mechanisms, and page table organizations
11. Virtual memory in contemporary microprocessors
12. Virtual memory: Issues of implementation
13. Precise interrupts
14. Design tradeoffs for software-managed TLBs
15. Tolerating late memory traps in ILP processors
16. The impact of architectural trends on operating system performance
17. AMD's K5 designed to outrun Pentium
18. Implementation of precise interrupts in pipelined processors
19. Instruction issue logic for high-performance, interruptable pipelined processors
20. An efficient algorithm for exploiting multiple arithmetic units
21. Interrupt handling for out-of-order execution processors
22. Interrupt processing in concurrent processors
23. The MIPS R10000 superscalar microprocessor