Exploiting superword level parallelism with multimedia instruction sets

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2000, Pages 145-156

  Larsen, S ^a   Amarasinghe, S ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER OPERATING PROCEDURES; COMPUTER SIMULATION; IMAGE CODING; MOTION ESTIMATION; MULTIMEDIA SYSTEMS; PROGRAM COMPILERS;

LOOP LEVEL PARALLELISM; MULTIMEDIA INSTRUCTION SET; SUPERWORD LEVEL PARALLELISM; VECTORIZATION TECHNOLOGY;

PARALLEL PROCESSING SYSTEMS;

EID: 0034446825     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. Compiling fortran 8x array features for the connection machine computer system
2. PFC: A program to convert fortran to parallel form
3. The T0 vector microprocessor
4. Scalar expansion in PFC: Modifications for parallelization
5. A vectorizing SUIF compiler: Implementation and performance
6. Pentium III = Pentium II + SSE
7. Sony's emotionally charged chip
8. How multi-media workloads will change processor design
9. The illiac IV computer
10. AltiVec vectorizes powerPC
11. MicroUnity's mediaprocessor architecture
12. Dependence graphs and compiler optimizations
13. Alignment analysis
14. Initial results on the performance and cost of vector microprocessors
15. Simple vector microprocessors for multimedia applications
16. Subword parallelism with MAX-2
17. Evaluation of fortran vector compilers and preprocessors
18. VIS speeds new media processing
19. MMX technology extension to intel architecture
20. Pointer analysis for multithreaded programs
21. Bitwidth analysis with application to silicon compilation
22. SUIF: An infrastructure for research on parallelizing and optimizing compilers