DISE: A programmable macro engine for customizing applications

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 362-373

  Corliss, Marc L ^a   Lewis, E Christopher ^a   Roth, Amir ^a  

^a UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; GROUPWARE; MACROS; REDUCED INSTRUCTION SET COMPUTING;

APPLICATION CUSTOMIZATION FUNCTION; DYNAMIC INSTRUCTION STREAM EDITING;

MICROPROCESSOR CHIPS;

EID: 0037669859     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (35)

1. A. Agarwal, R. Sites, and M. Horowitz. "ATUM: A New Technique for Capturing Address Traces Using Microcode." In ISCA-13, May 1986.
2. V. Bala, E. Duesterwald, and S. Banerjia. "Dyanmo: A transparent dynamic optimization system." In PLDI-2000, Jun. 2000.
3. T. Ball and J. Larus, "Optimally Profiling and Tracing Programs," In POPL-19, 1992.
4. M. Bernaschi, E. Gabrielli, and L. Mancini. "Operating System Enhancements to Prevent the Misuse of System Calls." In CCS-7, 2000.
5. D. Burger and T. Austin. "The SimpleScalar Toll Set, Version 2.0." Technical Report CS-TR-97-1342, University of Wisconsin-Madison, Jun. 1997.
6. R. E. Calcagni and W. Sherwood. "Patchable Control Store for Reduced Microcode Risk in a VLSI VAX Microcomputer." In 17th Microprogramming Workshop, 1984.
7. Y. Chou, J. Fung, and J. Shen. "Reducing Branch Misprediction Penalties via Dynamic Control Independence Detection." In ICS-13, Jun. 1999.
8. M. Corliss, E. Lewis, and A. Roth. "DISE: Dynamic Instruction Stream Editing." Technical Report MS-CIS-02-24, University of Pennsylvania, Jul. 2002.
9. G. Desoli, N. Mateev, E. Deusterwald, P. Faraboschi, and J. Fisher. "DELI: A New Run-Time Control Point." In MICRO-35, Nov. 2002.
10. K. Deifendorf. "K7 Challenges Intel." Microprocessor Report, 12(14), Nov. 1998.
11. K. Ebcioglu and E. Altman. "DAISY: Dynamic Compilation for 100% Architectural Compatibility." In ISCA-24, Jun. 1997.
12. P. Glaskowsky. "Pentium 4 (Partially) Previewed." Microprocessor Report, 14(8), Aug. 2000.
13. B. Grant, M. Mock, M. Philipose, C. Chambers, and S. Eggers. "Annotation-Directed Run-Time Specialization in C." In PEPM-97, Jun. 1997.
14. L. Gwenapp. "Intel's P6 Uses Decoupled Superscalar Design." Microprocessor Report, 9(2), Feb. 1995.
15. L. Gwenapp. "Nx686 Goes Toe-to-Toe with Pentium Pro." Microprocessor Report, 14(9), Oct. 1995.
16. L. Gwenapp. "P6 Microcode can be Patched." Microprocessor Report, 11(12), Sept. 1997.
17. T. Halfhill. "Transmeta Breaks x86 Low-Power Barrier." Microprocessor Report, Feb. 2000.
18. I. Kim and M. Lipasti. "Implementing Optimizations at Decode Time." In ISCA-29, May 2002.
19. J. R. Larus and E. Schnarr. "EEL: Machine-Independent Executable Editing." In PLDI-95, June 1995.
20. C. Lefurgy, P. Bird, I.-C. Cheng, and T. Mudge. "Improving Code Density Using Compression Techniques." In MICRO-30, Dec. 1997.
21. B. P. Miller, M. D. Callaghan, J. M. Cargille, J. K. Hollingsworth, R. B. Irvin, K. L. Karavanic, K. Kunchithapadam, and T. Newhall. "The Paradyn Parallel Performance Measurement Tools." IEEE Computer, 28(11), 1995.
22. R. Nair and M. Hopkins. "Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups." In ISCA-24, Jun. 1997.
23. T. Rauscher and A. Argawala. "Dynamic problem-oriented redefinition of computer architecture via microprogramming." IEEE Transactions on Computers, C-27(11), 1978.
24. T. Reps. "The Use of Program Profiling in Software Testing." In Informatik'97. Springer-Verlag, Sep. 1997.
25. T. Romer, G. Veolker, D. Lee, A. Wolman, W. Wong, H. Levy, B. Bershad, and B. Chen. "Instrumentation and Optimization of Win32/Intel Executables Using Etch." In USENIX Windows NT Workshop, August 1997.
26. T. Rooker. "The Reference Monitor: An Idea Whose Time Has Come." In 1993 Workshop on New Security Paradigms, 1993.
27. S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. "Eraser: A Dynamic Race Detector for Multi-Threaded Programs." ACM Transactions on Computer Systems, 15(4) Nov. 1997.
28. D. Scales, K. Gharachorloo, and C. Thekkath. "Shasta: A Low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory." In ASPLOS-7, Oct. 1996.
29. R. Sites. Alpha Architecture Reference Manual. Digital Press. 1992.
30. A. Srivastava and A. Eustace. "ATOM: A System for Building Customized Program Analysis Tools." In PLDI-94, Jun. 1994.
31. J. Turley, "Alpha Runs X86 Code with FX!32." Microprocessor Report, 10(3), 1996.
32. R. Wahbe, S. Lucco, T. Anderson, and S. Graham. "Efficient software-based fault isolation." In SOSP-14, Dec. 1993.
33. D. Wallach, D. Balfanz, D. Dean, and E. Felten. "Extensible Security Architectures for Java." In SOSP-16, 1997.
34. A. Wolfe and A. Chanin. "Executing compressed programs on an embedded RISC architecture." In MICRO-25, 1992.
35. C. Zilles and G. Sohi. "A Programmable Co-processor for Profiling." In HPCA-7, Jan. 2001.