Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2002, Pages 196-205

  Markovskiy, Yury ^a   Caspi, Eylon ^a   Huang, Randy ^a   Yeh, Joseph ^a   Chu, Michael ^a   Wawrzynek, John ^a   DeHon, André ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PROGRAM COMPILERS; SCHEDULING; TIME DIVISION MULTIPLEXING;

VIRTUALIZED RECONFIGURABLE MACHINES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0036382746     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/503074.503077     Document Type: Conference Paper

References (12)

1. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers, 1996.
2. J. T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token flow Model. PhD thesis, UC Berkeley, 1993.
3. J. T. Buck. Static scheduling and code generation from dynamic dataflow graphs with integer-valued control streams. In Conference on Signals, Systems, and Computers, November 1 1994.
4. E. Caspi, M. Chu, R. Huang, N. Weaver, J. Yeh, J. Wawrzynek, and A. DeHon. Stream computations organized for reconfigurable execution (score): Extended abstract. In Conference on Field Programmable Logic and Applications (FPL '2000), pages 605-614. Springer-Verlag, August 28-30 2000.
5. M. M. Chu. Dynamic runtime scheduler support for score. Master's thesis, UC Berkeley, 2000.
6. A. DeHon. Reconfigurable Architectures for General-Purpose Computing. PhD thesis, MIT, 545 Technology Sq., Cambridge, MA 02139, September 1996.
7. S. Ha. Compile-Time Scheduling of Dataflow Program graphs with Dynamic Constructs. PhD thesis, UC Berkeley, 1992.
8. S. Ha and E. A. Lee. Quasi-static scheduling for multiprocessor dsp. In IEEE International Symposium on Circuits and Systems, Singapore. Conference on Signals, Systems, and Computers, June 1991.
9. S. Ha and E. A. Lee. Compile-time scheduling of dynamic constructs in dataflow program graphs. IEEE Transactions on Computers, 46(7), July 1997.
10. E. Lee. Advanced Topics in Data-Flow Computing, chapter Static Scheduling of Data-Flow Programs for DSP, pages 501 - 527. Prentice-Hall, Inc., 1991.
11. H. Liu and D. F. Wong. Network-flow-based multiway partitioning with area and pin constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(1):50 - 59, January 1998.
12. T. M. Parks. Bounded Scheduling of Process Networks. PhD thesis, UC Berkeley, 1995.