HAGAR: Efficient multi-context graph processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2438 LNCS, Issue , 2002, Pages 915-924

  Mencer, Oskar ^a   Huang, Zhining ^b   Huelsbergen, Lorenz ^a  

^a LUCENT TECHNOLOGIES   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RANDOM ACCESS STORAGE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

ADJACENCY MATRICES; BUILDING BLOCKES; COMPUTING APPLICATIONS; CONNECTED COMPONENT; FPGA ACCELERATORS; GRAPH ALGORITHMS; MULTIPLE CONTEXTS; TRANSITIVE CLOSURE;

GRAPH THEORY;

EID: 23044533725     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46117-5_94     Document Type: Conference Paper

References (11)

1. W.A. Wulf, S.A. McKee, "Hitting the Memory Wall: Implications of the Obvious," Computer Architecture News, 23(1):20-24, March 1995.
2. S.D. Haynes, J. Stone, P.Y.K. Cheung, W. Luk, "Video Image Processing with the Sonic Architecture," IEEE Computer, April 2000.
3. M. Flynn, "Operations in an Associative Memory," PhD Thesis, EE Dept., Purdue Univ., June 1961.
4. J. Hennessy, D. Patterson, "Computer Architecture: A Quantitative Approach," Morgan Kaufmann, 1990.
5. T.B. Pei, C. Zukowski, "Routing Tables: Tries and CAMs," Proc. Infocom 1991.
6. E. Komoto, T. Homma, T. Nakamura, "A High-Speed and Compact-Size JPEG Huffman Decoder using CAM," Symposium on VLSI Circuits, Kyoto, Digest of Technical Papers ch. 61 v pp. 37-X3, 1993.
7. L. Huelsbergen, "A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms," Proc. ACM Int. Symposium on Field Programmable Gate Arrays (FPGA 2000), Monterey, Feb. 2000
8. J. Babb, M. Frank, A. Agarwal, "Solving graph problems with dynamic computation structures," High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, Proc. SPIE 2914, 1996.
9. A. Dandalis, A. Mei, V.K. Prasanna, "Domain Specific Mapping for Solving Graph Problems on Reconfigurable Devices," 6th IEEE Reconfigurable Architectures Workshop (RAW), April 1999.
10. O. Mencer, "PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs," IEEE Symposium on Field Programmable Custom Computing Machines, FCCM, Napa Valley, CA, 2002.
11. P. Bertin, D. Roncin, J. Vuillemin, "Programmable Active Memories: A Performance Assessment," ACM FPGA Conference, Monterey, Feb. 1992.