Peer-to-peer hardware-software interfaces for reconfigurable fabrics

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2002-January, Issue , 2002, Pages 57-66

  Budiu, Mihai ^a   Mishra, Mahim ^a   Bharambe, Ashwin R ^a   Goldstein, Seth Copen ^a  

^a Carnegie Mellon University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTATION THEORY; COMPUTER HARDWARE; COMPUTERS; DISTRIBUTED COMPUTER SYSTEMS; HARDWARE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

LOGIC PROCESSOR; PEER-TO-PEER MODELS; POTENTIAL BENEFITS; RECONFIGURABLE COMPUTING; RECONFIGURABLE FABRICS; SCOPE OF APPLICATION; SOFTWARE CONSTRUCTS; SOFTWARE INTERFACES;

PEER TO PEER NETWORKS;

EID: 12344269990     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2002.1106661     Document Type: Conference Paper

References (23)

1. T. J. Bauer. The design of an efficient hardware subroutine protocol for FPGAs. Master's thesis, MIT, 1994.
2. D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. In Computer Architecture News, volume 25(3), pages 13-25. ACM SIGARCH, June 1997.
3. T. J. Callahan and J. Wawrzynek. Instruction level parallelism for reconfigurable computing. In Hartenstein and Keevallik, editors, FPL'98, Field-Programmable Logic and Applications, 8th International Workshop, Tallinin, Estonia, volume 1482 of Lecture Notes in Computer Science. Springer-Verlag, September 1998.
4. D. Cronquist, P. Franklin, S. Berg, and C. Ebeling. Specifying and compiling applications for RaPiD. In K. Pocek and J. Arnold, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 116-127, Napa, CA, Apr. 1998. IEEE Computer Society, IEEE Computer Society Press.
5. D. E. Culler, S. C. Goldstein, K. E. Schauser, and T. von Eicken. TAM - a compiler controlled threaded abstract machine. Journal of Parallel and Distributed Computing, July 1993.
6. A. DeHon. The density advantage of configurable computing. Computer, 33(4):41-49, Apr. 2000.
7. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. PipeRench: a coprocessor for streaming multimedia acceleration. In Published in proceedings of the 26th International Symposium on Computer Architecture ISCA 99, 1999.
8. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The Chimaera reconfigurable functional unit. In IEEE Symposium on FPGAs for Custom Computing Machines, pages 87-96, 1997.
9. J. R. Hauser and J. Wawrzynek. GARP: A MIPS processor with a reconfigurable coprocessor. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 12-21, Napa, CA, Apr. 1997.
10. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In Micro-30, 30th annual ACM/IEEE international symposium on Microarchitecture, pages 330-335, 1997.
11. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood. Hardware-software co-design of embedded reconfigurable architectures. In DAC 2000, 2000.
12. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, and M. Horowitz. Smart memories: A modular reconfigurable architecture. In Proceeding of the International Conference on Computer Architecture 2000, June 2000.
13. B. J. Nelson. Remote procedure call. Technical Report CSL-81-9, Xerox Palo Alto Research Center, Palo Alto, California, 1981.
14. R. Razdan and M. D. Smith. A high-performance microarchitecture with hardware-programmed functional units. In Proceedings of 27th Annual IEEE/ACM Symposium on Microarchitecture (MICRO-27), pages 172-180, Nov. 1994.
15. C. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. Arnold, and M. Gokhale. The NAPA adaptive processing architecture. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'98,) April 1998.
16. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and T. Lang. MorphoSys: An integrated re-configurable architecture. In Proceedings of the NATO Symposium on System Concepts and Integration, Monterey, CA, April, April 1998.
17. J. E. Smith, S. Weiss, and N. Pang. A simulation study of decoupled architecture computers. In IEEE Computer, volume 35(8), pages 692-702, August 1986.
18. Standard Performance Evaluation Corp. SPEC CPU95 Benchmark Suite, 1995.
19. S. Sudhir. Simulating processors with reconfigurable function units. Master's thesis, Carnegie Mellon University, May 2002.
20. T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser. Active Messages: A mechanism for integrated communication and computation. In 19th International Symposium on Computer Architecture, pages 256-266, Gold Coast, Australia, 1992.
21. E. Waingold, M. Taylor, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, S. Devabhaktuni, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: The Raw machine. Technical Report TR-709, MIT/LCS, March 1997.
22. A. Z. Ye, A. Moshovos, S. Hauck, and P. Banerjee. CHIMAERA: A high-performance architecture with a tightlycoupled reconfigurable unit. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA-00), ACM Computer Architecture News. ACM PRess, 2000.
23. X. Zhou and M. Martonosi. Augmenting modern superscalar architectures with configurable extended instructions. In Proceedings of the Reconfigurable Architectures Workshop RAW, 2000.