-
2
-
-
0017905144
-
The effect of a floating substrate on the operation of silicon-on-sapphire transistors
-
Eaton S.S., Lalevic B. The effect of a floating substrate on the operation of silicon-on-sapphire transistors. IEEE Trans. Electron Dev. ED-25:1978;907-912.
-
(1978)
IEEE Trans. Electron Dev.
, vol.ED-25
, pp. 907-912
-
-
Eaton, S.S.1
Lalevic, B.2
-
3
-
-
0021482809
-
Transient drain current and propagation delay in SOI CMOS
-
Lim H.K., Fossum J.G. Transient drain current and propagation delay in SOI CMOS. IEEE Trans. Electron Dev. ED-31:1984;1251-1258.
-
(1984)
IEEE Trans. Electron Dev.
, vol.ED-31
, pp. 1251-1258
-
-
Lim, H.K.1
Fossum, J.G.2
-
4
-
-
1442282076
-
Generation lifetime, interface state density, active defect density and oxide resistivity measurements for SOI-MOSFETs and their radiation dependence
-
Kimpton D., Kerr J. Generation lifetime, interface state density, active defect density and oxide resistivity measurements for SOI-MOSFETs and their radiation dependence. IEEE Trans. Nucl. Sci. 39:1992;2126-2131.
-
(1992)
IEEE Trans. Nucl. Sci.
, vol.39
, pp. 2126-2131
-
-
Kimpton, D.1
Kerr, J.2
-
6
-
-
0028413780
-
A new linear sweep technique to measure generation lifetimes in thin-film SOI MOSFET's
-
Venkatesan S., Pierret R.F., Neudeck G.W. A new linear sweep technique to measure generation lifetimes in thin-film SOI MOSFET's. IEEE Trans. Electron Dev. 41:1994;567-574.
-
(1994)
IEEE Trans. Electron Dev.
, vol.41
, pp. 567-574
-
-
Venkatesan, S.1
Pierret, R.F.2
Neudeck, G.W.3
-
7
-
-
0033887353
-
A steady state drain current technique for generation and recombination lifetime measurement in the SOI MOSFET
-
Cheng Z.Y., Ling C.H. A steady state drain current technique for generation and recombination lifetime measurement in the SOI MOSFET. IEEE Trans. Electron Dev. 47:2000;97-102.
-
(2000)
IEEE Trans. Electron Dev.
, vol.47
, pp. 97-102
-
-
Cheng, Z.Y.1
Ling, C.H.2
-
8
-
-
0036637951
-
Modeling of drain current overshoot and recombination lifetime extraction in floating-body submicron SOI MOSFETs
-
Munteanu D., Ionescu A.-M. Modeling of drain current overshoot and recombination lifetime extraction in floating-body submicron SOI MOSFETs. IEEE Trans. Electron Dev. 49:2002;1198-1205.
-
(2002)
IEEE Trans. Electron Dev.
, vol.49
, pp. 1198-1205
-
-
Munteanu, D.1
Ionescu, A.-M.2
-
9
-
-
0036838338
-
Transient effects in PD SOI MOSFETs and potential DRAM applications
-
Okhonin S., Nagoga M., Sallese J.-M., Fazan P., Faynot O., Pontcharra J., et al. Transient effects in PD SOI MOSFETs and potential DRAM applications. Solid-State Electron. 46:2002;1709-1713.
-
(2002)
Solid-state Electron
, vol.46
, pp. 1709-1713
-
-
Okhonin, S.1
Nagoga, M.2
Sallese, J.-M.3
Fazan, P.4
Faynot, O.5
Pontcharra, J.6
-
10
-
-
0033324935
-
Extraction of the gate oxide thickness of n- and p-channel MOSFETs below 20 Å from the substrate current resulting from valence-band electron tunneling
-
Shanware A., Shiely J.P., Massoud H.Z., Vogel E., Henson K., Srivastava A., et al. Extraction of the gate oxide thickness of n- and p-channel MOSFETs below 20 Å from the substrate current resulting from valence-band electron tunneling. IEDM Tech. Dig. 1999;815-818.
-
(1999)
IEDM Tech. Dig.
, pp. 815-818
-
-
Shanware, A.1
Shiely, J.P.2
Massoud, H.Z.3
Vogel, E.4
Henson, K.5
Srivastava, A.6
-
11
-
-
0035395857
-
Modeling CMOS tunneling currents through ultra thin gate oxide due to conduction- and valence-band electron and hole tunneling
-
Lee W.C., Hu C. Modeling CMOS tunneling currents through ultra thin gate oxide due to conduction- and valence-band electron and hole tunneling. IEEE Trans. Electron Dev. 48:2001;1366-1373.
-
(2001)
IEEE Trans. Electron Dev.
, vol.48
, pp. 1366-1373
-
-
Lee, W.C.1
Hu, C.2
-
12
-
-
0032202447
-
Polarity dependent gate tunneling currents in dual-gate CMOSFET's
-
Shi Y., Ma T.P., Prasad S., Dhanda S. Polarity dependent gate tunneling currents in dual-gate CMOSFET's. IEEE Trans. Electron Dev. 45:1998;2355-2360.
-
(1998)
IEEE Trans. Electron Dev.
, vol.45
, pp. 2355-2360
-
-
Shi, Y.1
Ma, T.P.2
Prasad, S.3
Dhanda, S.4
-
13
-
-
84907704789
-
New mechanism of body charging in partially depleted SOI-MOSFETs with ultra-thin gate oxides
-
Pretet J, Matsumoto T, Poiroux T, Cristoloveanu S, Gwoziecki R, Raynaud C, et al. New mechanism of body charging in partially depleted SOI-MOSFETs with ultra-thin gate oxides. In: Proceedings of ESSDERC, 2002. p. 515-8.
-
(2002)
Proceedings of ESSDERC
, pp. 515-518
-
-
Pretet, J.1
Matsumoto, T.2
Poiroux, T.3
Cristoloveanu, S.4
Gwoziecki, R.5
Raynaud, C.6
-
14
-
-
0346266240
-
Evidence for a linear kink effect in ultra-thin gate oxide SOI MOSFETs
-
203rd ECS Meeting. The Electrochemical Society, PV 2003-5
-
Mercha A, Rafí JM, Simoen E, Claeys C. Evidence for a linear kink effect in ultra-thin gate oxide SOI MOSFETs. In: Proceedings of the 11th International Symposium on SOI Technology and Devices, 203rd ECS Meeting. The Electrochemical Society, PV 2003-5, 2003. p. 319-24.
-
(2003)
Proceedings of the 11th International Symposium on SOI Technology and Devices
, pp. 319-324
-
-
Mercha, A.1
Rafí, J.M.2
Simoen, E.3
Claeys, C.4
-
15
-
-
0036564062
-
Parasitic conduction in a 0.13 μm CMOS technology at low temperature
-
Mercha A., Rafí J.M., Simoen E., Augendre E., Claeys C. Parasitic conduction in a 0.13 μm CMOS technology at low temperature. J. de Physique IV. 12(Pr3):2002;61-64.
-
(2002)
J. de Physique IV
, vol.12
, Issue.PR3
, pp. 61-64
-
-
Mercha, A.1
Rafí, J.M.2
Simoen, E.3
Augendre, E.4
Claeys, C.5
-
16
-
-
20244388081
-
Carrier recombination and thin gate oxide effects in floating body SOI MOSFETs: Influence of the device geometries and architectures
-
Pretet J, Matsumoto T, Gwoziecki R, Raynaud C, Cristoloveanu S, Poiroux T, et al. Carrier recombination and thin gate oxide effects in floating body SOI MOSFETs: influence of the device geometries and architectures. In: Proceedings of IEEE International SOI Conference, 2002. p. 101-2.
-
(2002)
Proceedings of IEEE International SOI Conference
, pp. 101-102
-
-
Pretet, J.1
Matsumoto, T.2
Gwoziecki, R.3
Raynaud, C.4
Cristoloveanu, S.5
Poiroux, T.6
-
17
-
-
0041441251
-
Linear kink effect induced by valence band electron tunneling in ultra-thin gate oxide bulk and SOI MOSFETs
-
Mercha A., Rafí J.M., Simoen E., Augendre E., Claeys C. Linear kink effect induced by valence band electron tunneling in ultra-thin gate oxide bulk and SOI MOSFETs. IEEE Trans. Electron Dev. 50:2003;1675-1682.
-
(2003)
IEEE Trans. Electron Dev.
, vol.50
, pp. 1675-1682
-
-
Mercha, A.1
Rafí, J.M.2
Simoen, E.3
Augendre, E.4
Claeys, C.5
-
18
-
-
0037004954
-
Gate-induced floating body effect excess noise in partially depleted SOI MOSFETs
-
Dieudonné F., Jomaah J., Balestra F. Gate-induced floating body effect excess noise in partially depleted SOI MOSFETs. IEEE Electron Dev. Lett. 23:2002;737-739.
-
(2002)
IEEE Electron Dev. Lett.
, vol.23
, pp. 737-739
-
-
Dieudonné, F.1
Jomaah, J.2
Balestra, F.3
-
19
-
-
0037451258
-
Low-frequency noise overshoot in ultra thin gate oxide silicon-on-insulator metal-oxide-semiconductor field-effect transistors
-
Mercha A., Simoen E., van Meer H., Claeys C. Low-frequency noise overshoot in ultra thin gate oxide silicon-on-insulator metal-oxide- semiconductor field-effect transistors. Appl. Phys. Lett. 82:2003;1790-1792.
-
(2003)
Appl. Phys. Lett.
, vol.82
, pp. 1790-1792
-
-
Mercha, A.1
Simoen, E.2
Van Meer, H.3
Claeys, C.4
-
20
-
-
0036458719
-
Emerging floating-body effects in advanced partially-depleted SOI devices
-
Poiroux T, Faynot O, Tabone C, Tigelaar H, Mogul H, Bresson N, et al. Emerging floating-body effects in advanced partially-depleted SOI devices. In: Proceedings of IEEE International SOI Conference, 2002. p. 99-100.
-
(2002)
Proceedings of IEEE International SOI Conference
, pp. 99-100
-
-
Poiroux, T.1
Faynot, O.2
Tabone, C.3
Tigelaar, H.4
Mogul, H.5
Bresson, N.6
-
21
-
-
0030080724
-
Analysis of floating body induced transient behaviors in partially depleted thin film SOI devices
-
Shin H.C., Lim I.-S., Racanelli M., Huang W.-L.M., Foerstner J., Hwang B.-Y. Analysis of floating body induced transient behaviors in partially depleted thin film SOI devices. IEEE Trans. Electron Dev. 43:1996;318-325.
-
(1996)
IEEE Trans. Electron Dev.
, vol.43
, pp. 318-325
-
-
Shin, H.C.1
Lim, I.-S.2
Racanelli, M.3
Huang, W.-L.M.4
Foerstner, J.5
Hwang, B.-Y.6
-
22
-
-
0033080306
-
Measurement of carrier generation lifetime in SOI devices
-
Shin H., Racanelli M., Huang W.M., Foerstner J., Hwang T., Schroder D.K. Measurement of carrier generation lifetime in SOI devices. Solid-State Electron. 43:1999;349-353.
-
(1999)
Solid-state Electron
, vol.43
, pp. 349-353
-
-
Shin, H.1
Racanelli, M.2
Huang, W.M.3
Foerstner, J.4
Hwang, T.5
Schroder, D.K.6
-
25
-
-
0012301123
-
Body self bias in fully depleted and non-fully depleted SOI devices
-
Hui K, Chan M, Assaderaghi F, Hu C, Ko PK. Body self bias in fully depleted and non-fully depleted SOI devices. In: Proceedings of IEEE International SOI Conference, 1994. p. 65-6.
-
(1994)
Proceedings of IEEE International SOI Conference
, pp. 65-66
-
-
Hui, K.1
Chan, M.2
Assaderaghi, F.3
Hu, C.4
Ko, P.K.5
-
26
-
-
0030403402
-
Floating body effects in 0.15 μm partially depleted SOI MOSFETs below 1 V
-
Saraya T, Takamiya M, Duyet TN, Tanaka T, Ishikuro H, Hiramoto T, et al. Floating body effects in 0.15 μm partially depleted SOI MOSFETs below 1 V. In: Proceedings of IEEE International SOI Conference, 1996. p. 70-1.
-
(1996)
Proceedings of IEEE International SOI Conference
, pp. 70-71
-
-
Saraya, T.1
Takamiya, M.2
Duyet, T.N.3
Tanaka, T.4
Ishikuro, H.5
Hiramoto, T.6
-
27
-
-
0008534410
-
New measurement technique for sub-bandgap impact ionization current by transient characteristics of partially depleted SOI MOSFETs
-
Saraya T., Takamiya M., Duyet T.N., Hiramoto T. New measurement technique for sub-bandgap impact ionization current by transient characteristics of partially depleted SOI MOSFETs. Jpn. J. Appl. Phys. 37:1998;1271-1273.
-
(1998)
Jpn. J. Appl. Phys.
, vol.37
, pp. 1271-1273
-
-
Saraya, T.1
Takamiya, M.2
Duyet, T.N.3
Hiramoto, T.4
-
28
-
-
0037806808
-
-
PhD Dissertation, Department of EECS, University of California at Berkeley, December
-
Su P. An international standard model for SOI circuit design. PhD Dissertation, Department of EECS, University of California at Berkeley, December 2002, Available from: http://www.eecs.berkeley.edu/~pinsu.
-
(2002)
An International Standard Model for SOI Circuit Design
-
-
Su, P.1
-
32
-
-
0242303629
-
A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits
-
Yang J.-W., Fossum J.G., Workman G.O., Huang C.-L. A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits. Solid-State Electron. 48:2004;259-270.
-
(2004)
Solid-state Electron
, vol.48
, pp. 259-270
-
-
Yang, J.-W.1
Fossum, J.G.2
Workman, G.O.3
Huang, C.-L.4
|