Modeling feedback bridging faults with non-zero resistance

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 21, Issue 1, 2005, Pages 57-69

  Polian, Ilia ^a   Engelke, Piet ^a   Renovell, Michel ^b   Becker, Bernd ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

^b LIRMM   (France)

Author keywords

Bridging fault simulation; Feedback bridging faults; Resistive bridging faults

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ELECTRIC FAULT CURRENTS; FEEDBACK; OSCILLATORS (ELECTRONIC); SEQUENTIAL CIRCUITS; TRANSISTORS;

BRIDGING FAULT SIMULATION; FEEDBACK BRIDGING FAULTS; RESISTIVE BRIDGING FAULTS; SHORT DEFECTS;

ELECTRIC RESISTANCE;

EID: 17444376459     PISSN: 09238174     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10836-005-5287-6     Document Type: Conference Paper

References (33)

1. M. Abramovici and P. Menon, "A Practical Approach to Fault simulation and Test Generation for Bridging Faults," IEEE Trans. on Comp., vol. C-34, no. 7, pp. 658-663, 1983.
2. P. Banerjee and J.A. Abraham, "A Multivalued Algebra for Modeling Physical Failures in MOS VLSI Circuits," IEEE Trans. on CAD, vol. 4, no. 5, pp. 312-321, 1985.
3. B. Chess and T. Larrabee, "Logic Testing of Bridging Faults in CMOS Integrated Circuits," IEEE Trans. on Comp., vol. 47, no. 3, pp. 338-345, 1998.
4. J.P. Cusey and J.H. Patel, "BART: A Bridging Fault Test Generator for Sequential Circuits," in Int'l Test Conf., 1997, pp. 838-847.
5. P. Dahlgren, 'Switch-Level Bridging Fault Simulation in the Presence of Feedbacks," in Int'l Test Conf., 1998, pp. 363-371.
6. P. Engelke, I. Polian, M. Renovell, and B. Becker, "Simulating Resistive Bridging and Stuck-At Faults," in Int'l Test Conf., 2003, pp. 1051-1059.
7. M. Favalli and M. Dalpasso, "Bridging Fault Modeling and Simulation for Deep Submicron CMOS ICs," IEEE Trans. on CAD, vol. 21, no. 8, pp. 941-953, 2002.
8. M. Favalli, M. Dalpasso, P. Olivo, and B. Ricco, "Analysis of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs," in Int'l Test Conf., 1993, pp. 865-873.
9. F. Ferguson and T. Larrabee, "Test Pattern Generation for Realistic Bridge Fault in CMOS ICs," in Int'l Test Conf., 1991, pp. 492-499.
10. F.J. Ferguson and J. Shen, "Extraction and Simulation of Realistic CMOS Faults using Inductive Fault Analysis," in Int'l Test Conf., 1988, pp. 475-484.
11. G. Greenstein and J. Patel, "E-PROOFS: A CMOS Bridging Fault Simulator," in Int'l Conf. on CAD., 1992, pp. 268-271.
12. H. Hao and E. McCluskey, "Resistive Shorts Within CMOS Gates," in Int'l Test Conf., 1991, pp. 292-301.
13. C. Lee and D.M.H. Walker, "PROBE: A PPSFP Simulator for Resistive Bridging Faults," in VLSI Test Symp., 2000, pp. 105-110.
14. S. Ma, I. Shaik, and R. Scott-Fetherston, "A Comparison of Bridging Fault Simulation Methods," in Int'l Test Conf., 1999, pp. 587-595.
15. T. Maeda and K. Kinoshita, "Precise Test Generation for Resistive Bridging Faults of CMOS Combinational Circuits," in Int'l Test Conf., 2000, pp. 510-519.
16. Y. Malaiya, A. Jayasumana, and R. Rajsuman, "A Detailed Examination of Bridging Faults," in Int'l Conf. on Comp. Design., 1986, pp. 78-81.
17. P. Maxwell and R. Aitken, "Biased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic Thresholds," in Int'l Test Conf., 1993, pp. 63-72.
18. K.C.Y. Mei, "Bridging and Stuck-At Faults," IEEE Trans. on Comp., vol. C-23, no. 7, pp. 720-727, 1974.
19. S. Millman and S.J. Garvey, "An Accurate Bridging Fault Test Pattern Generator,"in Int'l Test Conf., 1991, pp. 411-418.
20. I. Polian, P. Engelke, and B. Becker, "Efficient Bridging Fault Simulation of Sequential Circuits Based on Multi-Valued Logics," in Int'l Symp. on Multi-Valued Logic., 2002, pp. 216-222.
21. J. Rearick and J. Patel, "Fast and Accurate CMOS Bridging Fault Simulation," in Int'l Test Conf., 1993, pp. 54-62.
22. M. Renovell, F. Azaïs, and Y. Bertrand, "Detection of Defects Using Fault Model Oriented Test Sequences," Jour. of Electronic Testing: Theory and Applications, vol. 14, pp. 13-22, 1999.
23. M. Renovell, P. Huc, and Y. Bertrand, "CMOS Bridge Fault Modeling," in VLSI Test Symp., 1994, pp. 392-397.
24. M. Renovell, P. Hue, and Y. Bertrand, "The Concept of Resistance Interval: A New Parametric Model for Resistive Bridging Fault," in VLSI Test Symp., 1995, pp. 184-189.
25. R. Rodríguez-Montañés, E. Bruls, and J. Figueras, "Bridging Defects Resistance Measurements in a CMOS Process," in Int'l Test Conf., 1992, pp. 892-899.
26. M.B. Santos, and J.P. Teixeira, "Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL," in Design, Automation and Test in Europe, 1999.
27. V. Sar-Dessai and D. Walker, "Accurate Fault Modeling and Fault Synulation of Resistive Bridges," in Int. Symp. Defect and Fault Tolerance in VLSI Systems, 1998, pp. 102-107.
28. V. Sar-Dessai and D. Walker, "Resistive Bridge Fault Modeling, Simulation and Test Generation," in Int'l Test Conf., 1999, pp. 596-605.
29. H. Vierhaus, W. Meyer, and U. Glaser, "CMOS Bridges and Resistive Transistor Faults: IDDQ versus Delay Effects," in Int'l Test Conf., 1993, pp. 83-91.
30. L.-C. Wang, M.R. Mercer, and T. Williams, "Using Target Faults To Detect Non-Target Faults," in Int'l Test Conf., 1996, pp. 629-638.
31. S. Xu and S. Su, "Testing Feedback Briging Faults Among Internal, Input and Output Lines by Two Patterns," in Int'l Conf. on Circuits and Computers, 1982, pp. 214-217.
32. S. Xu and S. Su, "Detecting I/O and Internal Feedback Bridging Faults," IEEE Trans. on Comp., vol. C-34, no. 6, pp. 553-557, 1985.
33. S. Zachariah, S. Chakravarty, and C. Roth, "A Novel Algorithm to Extract Two-Node Bridges," in Design Automation Conf., 2000, pp. 790-793.