Simulating Resistive Bridging and Stuck-At Faults

IEEE International Test Conference (TC)

Volumn , Issue , 2003, Pages 1051-1059

  Engelke, Piet ^a   Polian, Ilia ^a   Renovell, Michel ^b   Becker, Bernd ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

^b LIRMM   (France)

Author keywords

Bridging fault simulation; Probabilistic fault coverage; Resistive bridging faults; Resistive stuck at faults

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER SIMULATION; ELECTRIC RESISTANCE; PROBABILITY; VECTORS;

RESISTIVE BRIDGING FAULTS;

SEQUENTIAL CIRCUITS;

EID: 0142246866     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. R. Rodríguez-Montañés, E.M.J.G. Bruls, and J. Figueras. Bridging defects resistance measurements in a CMOS process. In Int'l Test Conf., pages 892-899, 1992.
2. Kenyon C. Y. Mei. Bridging and stuck-at faults. IEEE Trans. on Comp., C-23(7):720-727, July 1974.
3. F.J. Ferguson and T. Larrabee. Test pattern generation for realistic bridge fault in CMOS ICs. In Int'l Test Conf., pages 492-499, 1991.
4. F. Joel Ferguson and J. Shen. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In Int'l Test Conf., pages 475-484, 1988.
5. P.C. Maxwell and R.C. Aitken. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds. In Int'l Test Conf., pages 63-72, 1993.
6. J.M. Acken and S.D. Millman. Fault model evolution for diagnosis; accuracy vs precision. In Custom Integrated Circuits Conference, pages 13.4.1-13.4.4, 1992.
7. J. Rearick and J.H. Patel. Fast and Accurate CMOS Bridging Fault Simulation. In Int'l Test Conf., pages 54-62, 1993.
8. Prithviraj Banerjee and Jacob A. Abraham. A multi-valued algebra for modeling physical failures in MOS VLSI circuits. IEEE Trans, on CAD, 4(5):312-321, 1985.
9. I. Polian, P. Engelke, and B. Becker. Efficient bridging fault simulation of sequential circuits based on multi-valued logics. In Int'l Symp. on Multi-Valued Logic, pages 216-222, 2002.
10. H. Hao and E.J. McCluskey. Resistive shorts within CMOS gates. In Int'l Test Conf., pages 292-301, 1991.
11. M. Favalli, M. Dalpasso, P. Olivo, and B. Ricco. Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs. In Int'l Test Conf., pages 865-873, 1993.
12. H. Vierhaus, W. Meyer, and U. Glaser. CMOS bridges and resistive transistor faults: IDDQ versus delay effects. In Int'l Test Conf., pages 83-91, 1993.
13. M. Favalli and M. Dalpasso. Bridging fault modeling and simulation for deep submicron CMOS ICs. IEEE Trans. on CAD, 21(8):941-953, August 2002.
14. M. Renovell, P. Huc, and Y. Bertrand. CMOS bridge fault modeling. In VLSI Test Symp., pages 392-397, 1994.
15. M. Renovell, P. Huc, and Y. Bertrand. The concept of resistance interval: A new parametric model for resistive bridging fault. In VLSI Test Symp., pages 184-189, 1995.
16. M. Renovell, F. Azaïs, and Y. Bertrand. Detection of defects using fault model oriented test sequences. Jour. of Electronic Testing: Theory and Applications, 14:13-22, 1999.
17. V. Sar-Dessai and D.M.H. Walker. Accurate fault modeling and fault simulation of resistive bridges. In Int. Symp. Defect and Fault Tolerance in VLSI Systems, pages 102-107, 1998.
18. V. Sar-Dessai and D.M.H. Walker. Resistive Bridge Fault Modeling, Simulation and Test Generation. In Int'l Test Conf., pages 596-605, 1999.
19. C. Lee and D. M. H. Walker. PROBE: A PPSFP simulator for resistive bridging faults. In VLSI Test Symp., pages 105-110, 2000.
20. T. Maeda and K. Kinoshita. Precise test generation for resistive bridging faults of CMOS combinational circuits. In Int'l Test Conf., pages 510-519, 2000.
21. P. Huc. Test en tension des courts-circuits en technologie CMOS. PhD thesis, Université de Montpellier II Sciences et Techniques du Languedoc, Montpellier, France, March 1995.
22. S. Ma, I. Shaik, and R. Scott-Fetherston. A comparison of bridging fault simulation methods. In Int'l Test Conf., pages 587-595, 1999.
23. I. Polian, P. Engelke, M. Renovell, and B. Becker. Modelling feedback bridging faults with non-zero resistance. In European Test Workshop, 2003.