Efficient bridging fault simulation of sequential circuits based on multi-valued logics

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2002, Pages 216-222

  Polian, Ilia ^a   Engelke, Piet ^a   Becker, Bernd ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

Bridging faults; Fault simulation; Voting models

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; FAULT TOLERANT COMPUTER SYSTEMS; MANY VALUED LOGICS; TABLE LOOKUP;

FAULT SIMULATION; MULTI-VALUED LOGICS; VOTING MODELS;

SEQUENTIAL CIRCUITS;

EID: 0036080050     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Fault model evolution for diagnosis; accuracy vs precision
2. Finding defects with fault models
3. A multivalued algebra for modeling physical failures in MOS VLSI circuits
4. On evaluating competing bridge fault models for CMOS ICs
5. DDQ testing environment
6. An efficient CMOS bridging fault simulator: With SPICE accuracy
7. A parameterizable fault simulator for bridging faults
8. A probabilistic fault model for "analog" faults in digital CMOS circuits
9. Test pattern generation for realistic bridge fault in CMOS ICs
10. E-PROOFS: A CMOS bridging fault simulator
11. Circuit-level dictionaries of CMOS bridging faults
12. An experimental chip to evaluate test techniques experimental results
13. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds
14. Active timing multilevel fault-simulation with switch-level accuracy
15. An accurate bridging fault test pattern generator
16. Diagnosing CMOS bridging faults with stuck-at fault dictionaries
17. Fast and accurate CMOS bridging fault simulation
18. On the effects of test compaction to defect coverage