메뉴 건너뛰기




Volumn 19, Issue 5, 2003, Pages 549-558

BIST-based delay-fault testing in FPGAs

Author keywords

Built in self test; Delay faults; Field programmable gate arrays

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS; FLIP FLOP CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; RANDOM ACCESS STORAGE; TABLE LOOKUP; VLSI CIRCUITS;

EID: 0141519082     PISSN: 09238174     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1025126030727     Document Type: Article
Times cited : (30)

References (20)
  • 1
    • 0035242889 scopus 로고    scopus 로고
    • BIST-based test and diagnosis of FPGA logic blocks
    • M. Abramovici and C. Stroud, "BIST-Based Test and Diagnosis of FPGA Logic Blocks," IEEE Trans. on VLSI, vol. 9, no. 1, pp. 159-172, 2001.
    • (2001) IEEE Trans. on VLSI , vol.9 , Issue.1 , pp. 159-172
    • Abramovici, M.1    Stroud, C.2
  • 2
    • 84952881229 scopus 로고    scopus 로고
    • Roving STARs: An integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems
    • M. Abramovici, J. Emmert, and C. Stroud, "Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs in Adaptive Computing Systems," in Proc. Third NASA/DoD Workshop on Evolvable Hardware, 2001, pp. 73-92.
    • Proc. Third NASA/DoD Workshop on Evolvable Hardware, 2001 , pp. 73-92
    • Abramovici, M.1    Emmert, J.2    Stroud, C.3
  • 10
    • 0142194952 scopus 로고    scopus 로고
    • Testing FPGA delay-faults in the system environment is very different from ordinary delay-fault testing
    • A. Krasniewski, "Testing FPGA Delay-Faults in the System Environment is Very Different from Ordinary Delay-Fault Testing," in Proc. IEEE Intn'l On-Line Test Workshop, 2001, pp. 37-40.
    • Proc. IEEE Intn'l On-Line Test Workshop, 2001 , pp. 37-40
    • Krasniewski, A.1
  • 11
    • 0141663568 scopus 로고    scopus 로고
    • Lattice Semiconductor Co.
    • Lattice Semiconductor Co., http://www.latticesemi.com/products/fpga.
  • 12
    • 0021444275 scopus 로고
    • Verification testing-a pseudoexhaustive test technique
    • E. McCluskey, "Verification Testing-A Pseudoexhaustive Test Technique," IEEE Trans. on Computers, vol. C-33, no. 6, pp. 541-546, 1984.
    • (1984) IEEE Trans. on Computers , vol.C-33 , Issue.6 , pp. 541-546
    • McCluskey, E.1
  • 14
    • 0003858616 scopus 로고
    • Standard test access port and boundary-scan architecture
    • IEEE Standard P1149.1
    • "Standard Test Access Port and Boundary-Scan Architecture," IEEE Standard P1149.1, 1990.
    • (1990)
  • 16
    • 0029700620 scopus 로고    scopus 로고
    • Built-in self-test for programmable logic blocks in FPGAs (finally, a free lunch: BIST without overhead!)
    • C. Stroud, S. Konala, P. Chen, and M. Abramovici, "Built-In Self-Test for Programmable Logic Blocks in FPGAs (Finally, A Free Lunch: BIST Without Overhead!)," in Proc. IEEE VLSI Test Symp., 1996, pp. 387-392.
    • Proc. IEEE VLSI Test Symp., 1996 , pp. 387-392
    • Stroud, C.1    Konala, S.2    Chen, P.3    Abramovici, M.4
  • 20
    • 0141440593 scopus 로고    scopus 로고
    • Xilinx, Inc.
    • Xilinx, Inc., http://www.xilinx.com/products.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.