-
1
-
-
0035242889
-
BIST-based test and diagnosis of FPGA logic blocks
-
M. Abramovici and C. Stroud, "BIST-Based Test and Diagnosis of FPGA Logic Blocks," IEEE Trans. on VLSI, vol. 9, no. 1, pp. 159-172, 2001.
-
(2001)
IEEE Trans. on VLSI
, vol.9
, Issue.1
, pp. 159-172
-
-
Abramovici, M.1
Stroud, C.2
-
2
-
-
84952881229
-
Roving STARs: An integrated approach to on-line testing, diagnosis, and fault tolerance for FPGAs in adaptive computing systems
-
M. Abramovici, J. Emmert, and C. Stroud, "Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs in Adaptive Computing Systems," in Proc. Third NASA/DoD Workshop on Evolvable Hardware, 2001, pp. 73-92.
-
Proc. Third NASA/DoD Workshop on Evolvable Hardware, 2001
, pp. 73-92
-
-
Abramovici, M.1
Emmert, J.2
Stroud, C.3
-
3
-
-
84960389355
-
Improving on-line BIST-based diagnosis for roving STARs
-
M. Abramovici, C. Stroud, B. Skaggs, and J. Emmert, "Improving On-Line BIST-Based Diagnosis for Roving STARs," in Proc. IEEE Intn'l. On-Line Test Workshop, 2000, pp. 31-39.
-
Proc. IEEE Intn'l. On-Line Test Workshop, 2000
, pp. 31-39
-
-
Abramovici, M.1
Stroud, C.2
Skaggs, B.3
Emmert, J.4
-
4
-
-
0033335486
-
Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications
-
M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications," in Proc. IEEE Intn'l. Test Conf., 1999, pp. 973-982.
-
Proc. IEEE Intn'l. Test Conf., 1999
, pp. 973-982
-
-
Abramovici, M.1
Stroud, C.2
Wijesuriya, S.3
Hamilton, C.4
Verma, V.5
-
5
-
-
0035197986
-
On-line fault tolerance for FPGA interconnect with roving STARs
-
J. Emmert, S. Baumgart, P. Kataria, A. Taylor, C. Stroud, and M. Abramovici, "On-line Fault Tolerance for FPGA Interconnect with Roving STARs," in Proc. IEEE Intn'l. Symp. on Defect and Fault Tolerance in VLSI Systems, 2001, pp. 445-454.
-
Proc. IEEE Intn'l. Symp. on Defect and Fault Tolerance in VLSI Systems, 2001
, pp. 445-454
-
-
Emmert, J.1
Baumgart, S.2
Kataria, P.3
Taylor, A.4
Stroud, C.5
Abramovici, M.6
-
6
-
-
84889958959
-
Dynamic fault tolerance in FPGAs via partial reconfiguration
-
J. Emmert, C. Stroud, B. Skaggs, and M. Abramovici, "Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, 2000, pp. 165-174.
-
Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, 2000
, pp. 165-174
-
-
Emmert, J.1
Stroud, C.2
Skaggs, B.3
Abramovici, M.4
-
7
-
-
0035681262
-
BIST-based delay-path testing in FPGA architectures
-
I. Harris, P. Menon, and R. Tessier, "BIST-Based Delay-Path Testing in FPGA Architectures," in Proc. IEEE Intn'l. Test Conf., 2001, pp. 932-938.
-
Proc. IEEE Intn'l. Test Conf., 2001
, pp. 932-938
-
-
Harris, I.1
Menon, P.2
Tessier, R.3
-
10
-
-
0142194952
-
Testing FPGA delay-faults in the system environment is very different from ordinary delay-fault testing
-
A. Krasniewski, "Testing FPGA Delay-Faults in the System Environment is Very Different from Ordinary Delay-Fault Testing," in Proc. IEEE Intn'l On-Line Test Workshop, 2001, pp. 37-40.
-
Proc. IEEE Intn'l On-Line Test Workshop, 2001
, pp. 37-40
-
-
Krasniewski, A.1
-
11
-
-
0141663568
-
-
Lattice Semiconductor Co.
-
Lattice Semiconductor Co., http://www.latticesemi.com/products/fpga.
-
-
-
-
12
-
-
0021444275
-
Verification testing-a pseudoexhaustive test technique
-
E. McCluskey, "Verification Testing-A Pseudoexhaustive Test Technique," IEEE Trans. on Computers, vol. C-33, no. 6, pp. 541-546, 1984.
-
(1984)
IEEE Trans. on Computers
, vol.C-33
, Issue.6
, pp. 541-546
-
-
McCluskey, E.1
-
13
-
-
0030411716
-
A test methodology for interconnect structures of LUT-based FPGAs
-
H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, "A Test Methodology for Interconnect Structures of LUT-Based FPGAs," in Proc. IEEE Asian Test Symp., 1996, pp. 68-74.
-
Proc. IEEE Asian Test Symp., 1996
, pp. 68-74
-
-
Michinishi, H.1
Yokohira, T.2
Okamoto, T.3
Inoue, T.4
Fujiwara, H.5
-
14
-
-
0003858616
-
Standard test access port and boundary-scan architecture
-
IEEE Standard P1149.1
-
"Standard Test Access Port and Boundary-Scan Architecture," IEEE Standard P1149.1, 1990.
-
(1990)
-
-
-
16
-
-
0029700620
-
Built-in self-test for programmable logic blocks in FPGAs (finally, a free lunch: BIST without overhead!)
-
C. Stroud, S. Konala, P. Chen, and M. Abramovici, "Built-In Self-Test for Programmable Logic Blocks in FPGAs (Finally, A Free Lunch: BIST Without Overhead!)," in Proc. IEEE VLSI Test Symp., 1996, pp. 387-392.
-
Proc. IEEE VLSI Test Symp., 1996
, pp. 387-392
-
-
Stroud, C.1
Konala, S.2
Chen, P.3
Abramovici, M.4
-
17
-
-
85013621311
-
On-line BIST and diagnosis of FPGA interconnect using roving STARs
-
C. Stroud, M. Lashinsky, J. Nall, J. Emmert, and M. Abramovici, "On-Line BIST and Diagnosis of FPGA Interconnect Using Roving STARs," in Proc. IEEE Intn'l. On-Line Test Workshop, 2001, pp. 31-39.
-
Proc. IEEE Intn'l. On-Line Test Workshop, 2001
, pp. 31-39
-
-
Stroud, C.1
Lashinsky, M.2
Nall, J.3
Emmert, J.4
Abramovici, M.5
-
18
-
-
0036443065
-
BIST-based diagnosis of FPGA interconnect
-
C. Stroud, J. Nall, M. Lashinsky, and M. Abramovici, "BIST-Based Diagnosis of FPGA Interconnect," in Proc. IEEE Intn'l Test Conf., 2002, pp. 618-627.
-
Proc. IEEE Intn'l Test Conf., 2002
, pp. 618-627
-
-
Stroud, C.1
Nall, J.2
Lashinsky, M.3
Abramovici, M.4
-
19
-
-
0032311588
-
Built-in self-test of FPGA interconnect
-
C. Stroud, S. Wijesuriya, C. Hamilton, and M. Abramovici, "Built-In Self-Test of FPGA Interconnect," in Proc. IEEE Intn'l. Test Conf., 1998, pp. 404-411.
-
Proc. IEEE Intn'l. Test Conf., 1998
, pp. 404-411
-
-
Stroud, C.1
Wijesuriya, S.2
Hamilton, C.3
Abramovici, M.4
-
20
-
-
0141440593
-
-
Xilinx, Inc.
-
Xilinx, Inc., http://www.xilinx.com/products.
-
-
-
|