Testing FPGA delay faults in the system environment is very different from "ordinary"delay fault testing

Proceedings - 7th International On-Line Testing Workshop, IOLTW 2001

Volumn 2001-January, Issue , 2001, Pages 37-40

  Krasniewski, Andrzej ^a  

^a WARSAW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY CIRCUITS;

DELAY FAULTS; DELAY-FAULT TESTING; SYSTEM ENVIRONMENT;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 0142194952     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/olt.2001.937815     Document Type: Conference Paper

References (20)

1. M. Renovell, J. Figueras, Y. Zorian, "Test of RAM-based FPGA: Methodology and Application to the Interconnect", Proc. 15th VLSI Test Symp., pp. 230-237, 1997.
2. W. K. Huang, F. J. Meyer, X.-T. Chen, F. Lombardi, "Testing Configurable LUT-Based FPGA's", IEEE Trans, on VLSI Systems, pp. 276-283, June 1998.
3. T. Inoue, S. Miyazaki, H. Fujiwara, "Universal Fault Diagnosis for Lookup Table FPGAs", IEEE Design & Test of Computers, pp. 39-44, Jan.-March 1998.
4. C. Metra et al., "Novel Technique for Testing FPGAs", Proc. IEEE Design, Automation and Test in Europe Conf., pp. 89-94, 1998.
5. M. Renovell, "A Specific Test Methodology for Symmetric SRAM-Based FPGAs", in R. W. Hartenstein, H. Grunbacher (eds.), Proc. 10'" Int. Conf. Field Programmable Logic and Applications, LNCS 1896, pp. 300-311, Springer Verlag, 2000.
6. C. Stroud, S. Konala, P. Chen, M. Abramovici, "Built-in Self-Test of Logic Blocks in FPGAs (Finally, a Free Lunch: BIST Without Overhead!)", Proc. Nth VLSI Test Symp., pp. 387-392, 1996.
7. C. Stroud, S. Wijesuriya, C. Hamilton, M. Abramovici, "Built-in Self-Test of FPGA Interconnect", Proc. IEEE Int'l Test Conf, pp. 404-411, 1998.
8. M. Abramovici et al., "Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault Tolerant Applications", Proc. IEEE Int. Test Conf, pp. 973-982, 1999.
9. I. G. Harris, R. Tessier, "Interconnect Testing in Cluster-Based FPGA Architectures", Proc. 37th Design Automation Conf., pp. 49-54, 2000.
10. A. Krasniewski, "Application-Dependent Testing of FPGA Delay Faults", Proc. 25" EUROM1CRO Conf, vol. 1, pp. 260-267, 1999.
11. W. Quddus, A. Jas, N. A. Touba, "Configuration Self-Test in FPGA-Based Reconfigurable Systems", Proc. ISCAS'99, pp. 97100, 1999.
12. A. Krasniewski, "Design for Application-Dependent Testability of FPGAs, " Proc. Int'l Workshop on Logic and Architecture Synthesis, pp. 245-254, 1997.
13. A. Krasniewski, "Exploiting Reconfigurability for Effective Detection of Delay Faults in LUT-Based FPGAs", in R. W. Hartenstein, H. Grunbacher (eds.), Proc. 10" Int. Conf. Field Programmable Logic and Applications, LNCS 1896, pp. 675684, Springer Verlag, 2000.
14. A. Krasniewski, "Elimination of Reconvergent Fanouts in a Network of LUTs for Effective Detection of FPGA Delay Faults", Proc. 4'" IEEE DDECS Workshop. 2001 (to be published).
15. K.-T. Cheng, H.-C. Chen, "Delay Testing for Non-Robust Untestable Circuits", Proc. IEEE Int'l Test Conf, pp. 954-961, 1993.
16. W. K. Lam, A. Saldanha, R. K. Brayton, A. L. Sangiovanni-Vincentelli, "Delay Fault Coverage, Test Set Size, and Performance Trade-Offs", IEEE Trans, on CAD, pp. 32-44, Jan. 1995.
17. U. Sparmann, D. Luxenburger, K.-T. Chang, S. M. Reddy, "Fast Identification of Robust Dependent Path Delay Faults", Proc. 32nd ACM/IEEE Design Automation Conf., pp. 119-125, 1995.
18. A. Krstic, K.-T. Cheng, S. T. Chakradhar, "Primitive Delay Faults: Identification, Testing, and Design for Testability", IEEE Trans, on CAD, pp. 669-684, June 1999.
19. B. Underwood, W.-O. Law, S. Kang, H. Konuk, "Fastpath: A Path-Delay Test Generator for Standard Scan Designs", Proc. IEEE Int'l Test Conf, pp. 154-163, 1994.
20. A. Krasniewski, Testability of Path Delay Faults in FPGAs, Tech. Report, Institute of Telecommunications, Warsaw Univ. of Technology, Feb. 2001.