Gate-overlapped lightly doped drain poly-Si thin-film transistors for large area-AMLCD

IEEE Transactions on Electron Devices

Volumn 45, Issue 6, 1998, Pages 1272-1279

  Choi, Kwon Young ^a   Lee, Jong Wook ^a   Han, Min Koo ^a  

^a Seoul National University   (South Korea)

Author keywords

Polycrystalline silicon; Thin film transistors

Indexed keywords

GATES (TRANSISTOR); LEAKAGE CURRENTS; LIQUID CRYSTAL DISPLAYS; LOW TEMPERATURE EFFECTS; POLYCRYSTALLINE MATERIALS; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DOPING;

ACTIVE MATRIX LIQUID CRYSTAL DISPLAY (AMLCD);

THIN FILM TRANSISTORS;

EID: 0032095523     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.678541     Document Type: Article

References (23)

1. Y. Matueda, M. Ashizawa, S. Aruga, H. Ohshima, and S. Morozumi, "New technologies for compact TFT LCD's with high-aperture ratio," in SID Dig., 1990, pp. 315-318.
2. H. Hayashi, M. Kunii, N. Suzuki, Y. Kanya, M. Kusi, M. Minegishi, T. Urazono, M. Fujino, T. Noguchi, and M. Yamazaki, "Fabrication of low-temperature bottom-gate poly-Si TFT's on large-area substrate by linear-beam excimer laser crystallization and ion doping method," in IEDM Tech. Dig., 1995, p. 829.
3. J. G. Possum, A. Ortiz-Conde, H. Shichijo, and S. K. Banerjee, "Anomalous leakage current in LPCVD polysilicon MOSFET's," IEEE Trans. Electron Devices, Vol. ED32, pp. 1878-1884, Sept. 1985.
4. S. K. Madan and D. A. Antoniadis, "Leakage current mechanisms in hydrogen-passivated fine-grain polycrystalline silicon-on-insulator MOSFET's," IEEE Trans. Electron Devices, Vol. ED33, pp. 1518-1528, Oct. 1986.
5. K. Tanaka, H. Aral, and S. Kohda, "Characteristics of offset-structure polycrystalline-silicon thin-film transistors," IEEE Electron Device Lett., vol. 9, pp. 23-25, Jan. 1988.
6. S. Seki, O. Kogure, and B. Tsujiyama, "Leakage current characteristics of offset-gate-structure polycrystalline-silicon MOSFET's," IEEE Electron Device Lett., Vol. EDL8, pp. 434-436, Sept. 1987.
7. B. H. Min, C. M. Park, and M. K. Han, "A novel offset gated polysilicon thin film transistor without an additional offset mask," IEEE Electron Device Lett., vol. 16, pp. 161-163, May 1995.
8. T. Y. Huang, I.-W. Wu, A. G. Lewis, A. Chiang, and R. H. Bruce, "A simpler 100-V polysilicon TFT with improved turn-on characteristics," IEEE Electron Device Lett., vol. 11, pp. 244-246, June 1990.
9. _, "Device sensitivity of field-plated polysilicon high-voltage TFT's and their application to low-voltage operation," IEEE Electron Device Lett., vol. 11, pp. 541-543, Nov. 1990.
10. K.-Y. Choi and M. K. Han, "A novel gate-overlapped LDD poly-Si thin film transistor," IEEE Electron Device Lett., vol. 17, pp. 566-568, Dec. 1996.
11. A. Mimura, Y. Mikami, K. Kuwabara, Y. Mori, M. Nagai, Y. Naegae, and E. Kaneko, "Low-temperature poly-Si TFT process technology for large glass substrate," in Proc. 1994 Int. Displ. Res. Conf., Monterey, CA, 1994, pp. 126-127.
12. A. Mimura, G. Kawachi, T. Aoyama, T. Suzuki, T. Nagae, N. Konishi, and Y. Mochizuki, "A 10-s doping technology for the application of lowtemperature polysilicon TFT's to giant microelectronics," IEEE Trans. Electron Devices, vol. 40, pp. 513-520, Mar. 1993.
13. K. H. Lee, Y. M. Jhon, H. J. Cha, and J. Jang, "Low-temperature polycrystalline silicon thin-film transistor with silicon nitride ion stopper," IEEE Electron Device Lett., vol. 17, pp. 258-260, June 1996.
14. L. Pichon, F. Raoult, O. Bonnaud, J. Pinel, and M. Sarret, "Lowtemperature (<600 °C) polysilicon thin film transistors having in situ doped polysilicon source and drain contacts," IEEE Electron Device Lett., vol. 16, pp. 376-379, Sept. 1995.
15. C. F. Yeh, T. Z. Yang, and T. J. Chen, "Characteristics of self-induced lightly-doped-drain polycrystalline silicon thin film transistors with liquid-phase deposition SiO2 as gate-insulator and passivation-layer," IEEE Trans. Electron Devices, vol. 42, pp. 307-314, Feb. 1995.
16. K. Sera, F. Okumura, H. Uchida, S. Itoh, S. Kaneko, and K. Hotta, "High-performance TFT's fabricated by XeCl excimer laser annealing of hydrogenated amorphous-silicon film," IEEE Trans. Electron Devices, vol. 36, pp. 2868-2872, Dec. 1989.
17. K.-Y. Choi and M. K. Han "Two-step annealed polycrystalline silicon thin-film transistors," J. Appl. Phys., vol. 80, no. 3, pp. 1883-1190, 1996.
18. S. M. Sze, VLSI Technology, 2nd ed. New York: McGraw-Hill, 1988, pp. 258-260.
19. C. S. Pai and C.-P. Chang, "Downstream microwave plasma-enhanced chemical vapor deposition of oxide using tetraethoxysilane," J. Appl. Phys., vol. 68, no. 2, pp. 793-801, 1990.
20. Y. S. Kim, K.-Y. Choi, S. K. Lee, B. H. Min, and M. K. Han, "Structural dimension effects of plasma hydrogénation on low-temperature poly-Si thin-film transistors," Jpn. J. Appl. Phys., vol. 33, pp. 649-653, 1994.
21. K.-Y. Choi, J. S. Yoo, M. K. Han, and Y. S. Kirn, "Hydrogen passivation on the grain boundary and intragranular defects in various polysilicon thin-film transistors," Jpn. J. Appl. Phys., vol. 35, pt. IB, no. 2B, pp. 915-918, 1996.
22. M. Hack, A. Chiang, T. Y. Huang, A. G. Lewis, R. A. Martin, H. Tuan, I. W. Wu, and P. Yap, "High-voltage thin-film transistors for large-area microelectronics," in IEDM Tech. Dig., 1988, pp. 252-255.
23. K. Shimizu, O. Sugiura, and M. Matsumura, "High-performance bottomgate poly-Si/SiN TFT's on glass-substrate," in IEDM Tech. Dig., 1992, pp. 669-672.