-
4
-
-
67649131936
-
Flash memory application
-
J.E. Brewer, M. Gill (Eds), IEEE Press, Wiley & Sons
-
G. Forni, C. Ong, C. Rice, K. McKee and R.J. Bauer (2008) Flash memory application. J.E. Brewer, M. Gill (Eds) Nonvolatile Memory Technologies with Emphasis on Flash IEEE Press, Wiley & Sons
-
(2008)
Nonvolatile Memory Technologies with Emphasis on Flash
-
-
Forni, G.1
Ong, C.2
Rice, C.3
McKee, K.4
Bauer, R.J.5
-
5
-
-
55449115308
-
Storage-class memory: the next storage system technology
-
R.F. Freitas and W.W. Wilcke (2008) Storage-class memory: the next storage system technology. IBM Journal of Research and Development 52(4/5), 439-448
-
(2008)
IBM Journal of Research and Development
, vol.52
, Issue.4-4
, pp. 439-448
-
-
Freitas, R.F.1
Wilcke, W.W.2
-
7
-
-
85166133159
-
-
Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
-
A.M. Caulfield, A. De, J. Coburn, T.I. Mollov, R.K. Gupta and S. Swanson (2010) Moneta: A high-performance storage array architecture for next-generation nonvolatile memories. Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
-
(2010)
Moneta: A high-performance storage array architecture for next-generation nonvolatile memories
-
-
Caulfield, A.M.1
De, A.2
Coburn, J.3
Mollov, T.I.4
Gupta, R.K.5
Swanson, S.6
-
9
-
-
85166039916
-
-
IEEE ISSCC Conf. Proc
-
V.N. Kynett, A. Baker, M. Fandrich, Hoekstra, G.O. Jungroth, et al. (1988) An in-system reprogrammable 256K CMOS Flash memory. IEEE ISSCC Conf. Proc 132
-
(1988)
An in-system reprogrammable 256 K CMOS Flash memory
, pp. 132
-
-
Kynett, V.N.1
Baker, A.2
Fandrich, M.3
Jungroth, G.O.4
-
10
-
-
33646843945
-
Survey on Flash technology with specific attention to the critical process parameters related to manufacturing
-
G. Ginami, D. Canali, D. Fattori, G. Girardi, P. Scintu, et al. (2003) Survey on Flash technology with specific attention to the critical process parameters related to manufacturing. Proceedings of the IEEE 91(4), 503
-
(2003)
Proceedings of the IEEE
, vol.91
, Issue.4
, pp. 503
-
-
Ginami, G.1
Canali, D.2
Fattori, D.3
Girardi, G.4
Scintu, P.5
-
13
-
-
85166056319
-
-
IEEE IEDM Tech. Dig., 2.5.1–4
-
G. Servalli, D. Brazzelli, E. Camerlenghi, G. Capetti, S. Costantini, et al. (2005) A 65nm NOR Flash technology with 0.042 μm2 cell size for high performance multilevel application. IEEE IEDM Tech. Dig. 2.5.1–4
-
(2005)
2 cell size for high performance multilevel application
-
-
Servalli, G.1
Brazzelli, D.2
Camerlenghi, E.3
Capetti, G.4
Costantini, S.5
-
15
-
-
85166095890
-
-
Proceedings of Technical Papers, IEEE VLSI-TSA, International Symposium on on VLSI Technology, T55
-
R. Bez and P. Cappelletti (2005) Flash memory and beyond. Proceedings of Technical Papers, IEEE VLSI-TSA, International Symposium on on VLSI Technology, T55 84
-
(2005)
Flash memory and beyond
, pp. 84
-
-
Bez, R.1
Cappelletti, P.2
-
18
-
-
0024735690
-
Degradation of tunnel oxide floating gate EEPROM devices and correlation with high field current induced degradation of thin gate oxide
-
J.S. Witters, G. Groeseneken and H.E. Maes (1989) Degradation of tunnel oxide floating gate EEPROM devices and correlation with high field current induced degradation of thin gate oxide. IEEE Trans. Electron Devices 36 1663-1682
-
(1989)
IEEE Trans. Electron Devices
, vol.36
, pp. 1663-1682
-
-
Witters, J.S.1
Groeseneken, G.2
Maes, H.E.3
-
19
-
-
0036867838
-
A statistical model for SILC in Flash memories
-
D. Ielmini, A. Spinelli, A. Lacaita and A. Modelli (2002) A statistical model for SILC in Flash memories. IEEE Trans. Electron Devices 49(11), 1955-1961
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, Issue.11
, pp. 1955-1961
-
-
Ielmini, D.1
Spinelli, A.2
Lacaita, A.3
Modelli, A.4
-
22
-
-
33847749484
-
-
IEEE IEDM Tech. Dig
-
Y. Shin, J. Choi, C. Kang, C. Lee, K.-T. Park, et al. (2005) A novel NAND-type MONOS memory using 63nm process technology for multi-gigabit Flash EEPROMs. IEEE IEDM Tech. Dig 327-330
-
(2005)
A novel NAND-type MONOS memory using 63 nm process technology for multi-gigabit Flash EEPROMs
, pp. 327-330
-
-
Shin, Y.1
Choi, J.2
Kang, C.3
Lee, C.4
Park, K.-T.5
-
23
-
-
17644436357
-
-
IEEE IEDM Tech. Dig, 2003
-
S.-H. Oh, S.-K. Hong, S.-Y. Kweon, N.-K. Kim, Y.-H. Yang, et al. (2003) Novel FERAM technologies with MTP cell structure and BLT ferroelectric capacitors. IEEE IEDM Tech. Dig 835-839. 2003
-
(2003)
Novel FERAM technologies with MTP cell structure and BLT ferroelectric capacitors
, pp. 835-839
-
-
Oh, S.-H.1
Hong, S.-K.2
Kweon, S.-Y.3
Kim, N.-K.4
Yang, Y.-H.5
-
25
-
-
17644447010
-
-
IEEE IEDM Tech. Dig
-
M. Durlam, D. Addie, J. Akerman, B. Butcher, P. Brown, et al. (2003) A 0.18 um 4Mb toggling MRAM. IEEE IEDM Tech. Dig 995-999
-
(2003)
A 0.18 um 4 Mb toggling MRAM
, pp. 995-999
-
-
Durlam, M.1
Addie, D.2
Akerman, J.3
Butcher, B.4
Brown, P.5
-
26
-
-
20844455024
-
Magnetoresistive random access memory using magnetic tunnel junctions
-
S. Tehrani, J.M. Slaughter, M. DeHerrera, B.N. Engel, N.D. Rizzo, et al. (2003) Magnetoresistive random access memory using magnetic tunnel junctions. Proceedings of the IEEE 91(5), 703-714
-
(2003)
Proceedings of the IEEE
, vol.91
, Issue.5
, pp. 703-714
-
-
Tehrani, S.1
Slaughter, J.M.2
DeHerrera, M.3
Engel, B.N.4
Rizzo, N.D.5
-
28
-
-
85166132833
-
Everspin makes ST-MRAM a reality: LSI AIS 2012: non-volatile memory with DDR3 speeds
-
16 November 2012
-
C. Demerjian (2012) Everspin makes ST-MRAM a reality: LSI AIS 2012: non-volatile memory with DDR3 speeds. SemiAccurate.com 16 November 2012
-
(2012)
SemiAccurate.com
-
-
Demerjian, C.1
-
29
-
-
84866063917
-
-
IEEE IEDM Tech. Dig., 12.7.1–4
-
S. Chung, K.-M. Rho, S.-D. Kim, H.-J. Suh, D.-J. Kim, et al. (2010) Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application. IEEE IEDM Tech. Dig. 12.7.1–4
-
(2010)
Fully integrated 54 nm STT-RAM with the smallest bit cell dimension for high density memory application
-
-
Chung, S.1
Rho, K.-M.2
Kim, S.-D.3
Suh, H.-J.4
Kim, D.-J.5
-
30
-
-
0037127851
-
3
-
K. Szot, W. Speier, R. Carius, U. Zastrow and W. Beyer (2002) Localized metallic conductivity and self-healing during thermal reduction of SrTiO3. Phys. Rev. Lett. 88(7), 075508
-
(2002)
Phys. Rev. Lett.
, vol.88
, Issue.7
, pp. 075508
-
-
Szot, K.1
Speier, W.2
Carius, R.3
Zastrow, U.4
Beyer, W.5
-
31
-
-
19544384153
-
Stability of the staging structure of charge-transfer complexes showing a neutral–ionic transition
-
T. Iizuka-Sakano, T. Kawamoto, Y. Shimoi and S. Abe (2004) Stability of the staging structure of charge-transfer complexes showing a neutral–ionic transition. Phys. Rev. B 70(8), 085111
-
(2004)
Phys. Rev. B
, vol.70
, Issue.8
, pp. 085111
-
-
Iizuka-Sakano, T.1
Kawamoto, T.2
Shimoi, Y.3
Abe, S.4
-
32
-
-
23944447615
-
2 thin films grown by atomic-layer deposition
-
B.J. Choi, D.S. Jeong, S.K. Kim, C. Rohde, S. Choi, et al. (2005) Resistive switching mechanism of TiO2 thin films grown by atomic-layer deposition. J. Appl. Phys. 98(3), 33715
-
(2005)
J. Appl. Phys.
, vol.98
, Issue.3
, pp. 33715
-
-
Choi, B.J.1
Jeong, D.S.2
Kim, S.K.3
Rohde, C.4
Choi, S.5
-
35
-
-
85166122127
-
-
Solid-State Circuits Conference, ISSCC
-
T.-Y. Liu, H.Y. Tian, R. Scheuerlein, C. Yingchang, J.K. Lee, et al. (2012) A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology. Solid-State Circuits Conference, ISSCC 210
-
(2012)
2 2-layer 32 Gb ReRAM memory device in 24 nm technology
, pp. 210
-
-
Liu, T.-Y.1
Tian, H.Y.2
Scheuerlein, R.3
Yingchang, C.4
Lee, J.K.5
-
36
-
-
36049053305
-
Reversible electrical switching phenomena in disordered structures
-
S.R. Ovshinsky (1968) Reversible electrical switching phenomena in disordered structures. Phys. Rev. Lett. 21 1450
-
(1968)
Phys. Rev. Lett.
, vol.21
, pp. 1450
-
-
Ovshinsky, S.R.1
-
37
-
-
0014853764
-
Non-volatile and reprogrammable, the read-mostly memory is here
-
Sept: 56
-
R.G. Neale, D.L. Nelson and G.E. Moore (1970) Non-volatile and reprogrammable, the read-mostly memory is here. Electronics Sept: 56
-
(1970)
Electronics
-
-
Neale, R.G.1
Nelson, D.L.2
Moore, G.E.3
-
39
-
-
4544229593
-
-
Symp. on VLSI Tech
-
F. Pellizzer, A. Pirovano, F. Ottogalli, M. Magistretti, M. Scaravaggi, et al. (2004) Novel μTrench phase-change memory cell for embedded and stand-alone non-volatile memory applications. Symp. on VLSI Tech 18-19
-
(2004)
Novel μTrench phase-change memory cell for embedded and stand-alone non-volatile memory applications
, pp. 18-19
-
-
Pellizzer, F.1
Pirovano, A.2
Ottogalli, F.3
Magistretti, M.4
Scaravaggi, M.5
-
40
-
-
17644367551
-
-
Proc. ESSDERC 04
-
F. Ottogalli, A. Pirovano, F. Pellizzer, M. Tosi, P. Zuliani, et al. (2004) Phase-change memory technology for embedded applications. Proc. ESSDERC 04 293-296
-
(2004)
Phase-change memory technology for embedded applications
, pp. 293-296
-
-
Ottogalli, F.1
Pirovano, A.2
Pellizzer, F.3
Tosi, M.4
Zuliani, P.5
-
41
-
-
49549091783
-
-
Solid-State Circuits Conference, ISSCC
-
F. Bedeschi, R. Fackenthal, C. Resta, E.M. Donze, M. Jagasivamani, et al. (2008) A multi-level-cell bipolar-selected phase-change memory. Solid-State Circuits Conference, ISSCC 428
-
(2008)
A multi-level-cell bipolar-selected phase-change memory
, pp. 428
-
-
Bedeschi, F.1
Fackenthal, R.2
Resta, C.3
Donze, E.M.4
Jagasivamani, M.5
-
43
-
-
77952202326
-
-
Solid-State Circuits Conference, ISSCC
-
C. Villa, D. Mills, G. Barkley, H. Giduturi, S. Schippers, et al. (2010) A 45nm 1Gb 1.8V phase-change memory. Solid-State Circuits Conference, ISSCC 270-271
-
(2010)
A 45 nm 1 Gb 1.8 V phase-change memory
, pp. 270-271
-
-
Villa, C.1
Mills, D.2
Barkley, G.3
Giduturi, H.4
Schippers, S.5
-
45
-
-
71049162177
-
Pipe-shaped BiCS Flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices
-
R. Katsumata, M. Kito, Y. Fukuzumi, M. Kido, Y. Tanaka, et al. (2009) Pipe-shaped BiCS Flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. Symp. on VLSI Tech 36-37
-
(2009)
Symp. on VLSI Tech
, pp. 36-37
-
-
Katsumata, R.1
Kito, M.2
Fukuzumi, Y.3
Kido, M.4
Tanaka, Y.5
|