Energy-Aware Data Allocation with Hybrid Memory for Mobile Cloud Systems

IEEE Systems Journal

Volumn 11, Issue 2, 2017, Pages 813-822

  Qiu, Meikang ^a   Chen, Zhi ^b   Ming, Zhong ^c   Qin, Xiao ^d   Niu, Jianwei ^e  

^a PACE UNIVERSITY   (United States)

^b UNIVERSITY OF KENTUCKY   (United States)

^c SHENZHEN UNIVERSITY   (China)

^d AUBURN UNIVERSITY   (United States)

^e BEIHANG UNIVERSITY   (China)

Author keywords

Chip multiprocessor (CMP); data allocation; hybrid memory; magnetic RAM (MRAM); mobile cloud; scratchpad memory (SPM); zero capacitor RAM (Z RAM)

Indexed keywords

CACHE MEMORY; DYNAMIC PROGRAMMING; ENERGY UTILIZATION; GREEN COMPUTING; MAGNETIC RECORDING; MAGNETIC STORAGE; MEMORY ARCHITECTURE; MOBILE CLOUD COMPUTING; MRAM DEVICES; MULTIPROCESSING SYSTEMS; POWER MANAGEMENT; REAL TIME SYSTEMS; STATIC RANDOM ACCESS STORAGE;

CHIP MULTIPROCESSORS; DATA ALLOCATION; HYBRID MEMORY; MAGNETIC RAMS; MOBILE CLOUDS; SCRATCH PAD MEMORY; ZERO-CAPACITOR RAM (Z-RAM);

RANDOM ACCESS STORAGE;

EID: 85027462438     PISSN: 19328184     EISSN: 19379234     Source Type: Journal    
DOI: 10.1109/JSYST.2014.2345733     Document Type: Article

References (25)

1. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, " Digital Tech. J., vol. 9, no. 1, pp. 49-62, 1997.
2. R. Banakar, S. Steinke, B. S. Lee, M. Balakrishnan, and R. Marwedel, "Scratchpad memory: Design alternative for cache on-chip memory in embedded systems, " in Proc. 10th Int. Symp. Hardware/Software Codes. CODES, May 2002, pp. 73-78.
3. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratchpad memory in embedded processor applications, " in Proc. Eur. Conf. Design Test, Mar. 1997, pp. 7-11.
4. C. R. Johns and D. A. Brokenshire, "Introduction to the cell broadband engine architecture, " IBM J. Res. Develop., vol. 51, no. 5, pp. 503-519, Sep. 2007.
5. X. Guo, E. Ipek, and T. Soyata, "Resistive computation: Avoiding the power wall with low-leakage, STT-MRAM based computing, " in Proc. 37th Annu. ISCA, 2010, pp. 371-382.
6. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "Energy reduction for STTRAM using early write termination, " in Proc. IEEE/ACM ICCAD, 2009, pp. 264-268.
7. M. Hosomi et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM, " in Int. Electron Devices Meet., 2005, pp. 459-462.
8. J. G. Zhu, "Magnetoresistive random accessmemory: The path to competitiveness and scalability, " Proc. IEEE, pp. 1786-1798, 2008.
9. G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, "A novel architecture of the 3D stacked MRAM l2 cache for CMPs, " in Proc. 36th Annu. ISCA, 2009, pp. 239-249.
10. X. Wu et al., "Hybrid cache architecture with disparate memory technologies, " SIGARCH Comput. Archit. News, vol. 37, no. 3, pp. 34-35, Jun. 2009.
11. O. Avissar, R. Barua, and D. Stewart, "An optimal memory allocation scheme for scratch-pad based embedded systems, " ACM TECS, vol. 1, no. 1, pp. 6-26, Nov. 2002.
12. S. Udayakumaran and R. Barua, "Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, " in Proc. Int. Conf. CASES, Oct. 2003, pp. 276-286.
13. M. Kandemir et al., "Dynamic management of scratch-pad memory space, " in Proc. DAC, Jun. 2001, pp. 690-695.
14. J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha, "Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory, " in Proc. Conf. & Exhib. DATE, 2011, pp. 1-6.
15. M. Qiu and E. H.-M. Sha, "Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems, " ACM TODAES, vol. 14, no. 2, pp. 1-30, Mar. 2009.
16. J. Li et al., "Online optimization for scheduling preemptable tasks on IAAS cloud systems, " JPDC, vol. 72, no. 5, pp. 666-677, May 2012.
17. A. Mishra et al., "Architecting on-chip interconnects for stacked 3d STTRAM caches in CMPS, " in Proc. 38th Annu. ISCA, 2011, pp. 69-80.
18. V. Saripalli et al., "Exploiting heterogeneity for energy efficiency in chip multiprocessors, " IEEE J. Emerging Sel. Topics Circuits Syst., vol. 2, no. 1, pp. 109-119, Jun. 2011.
19. S. Udayakumaran, A. Dominguez, and R. Barua, "Dynamic allocation for scratch-pad memory using compile-time decisions, " ACM TECS, vol. 5, no. 2, pp. 472-511, May 2006.
20. H. P. Hofstee, "Power efficient processor architecture and the cell processor, " in Proc. IEEE 11th Int. Symp. HPCA, 2005, pp. 258-262.
21. Z. H. Chen and A. W. Y. Su, "A Hardware/Software Framework for Instruction and Data Scratchpad Memory Allocation, " J. ACM TACO, vol. 7, no. 1, pp. 2-1-2-27, Apr. 2010.
22. Y. Guo, Q. Zhuge, J. Hu, M. Qiu, and E. H.-M. Sha, "Optimal data allocation for scratch-pad memory on embedded multi-core systems, " in Proc. 40th IICPP, Sep. 2011, pp. 464-471.
23. Parsec. [Online]. Available: http://parsec.cs.princeton.edu/
24. N. L. Binkert et al., "The M5 simulator: Modeling networked systems, " IEEE Micro, vol. 26, no. 4, pp. 52-60, Jul./Aug. 2006.
25. N. Muralimanohar, R. Balasubramonian, and N. Jouppi, "Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0, " in Proc. 40th Annu. IEEE/ACM Int. Symp., Dec. 2007, pp. 3-14.