VLSI extreme learning machine: A design space exploration

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 25, Issue 1, 2017, Pages 60-74

  Yao, Enyi ^a   Basu, Arindam ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Classifier; extreme learning machine (ELM); low power; machine learning; neural networks

Indexed keywords

ARTIFICIAL INTELLIGENCE; CLASSIFICATION (OF INFORMATION); CMOS INTEGRATED CIRCUITS; ENERGY EFFICIENCY; HARDWARE; INTEGRATED CIRCUIT DESIGN; KNOWLEDGE ACQUISITION; RECONFIGURABLE HARDWARE;

CLASSIFICATION RATES; DESIGN SPACE EXPLORATION; EXTREME LEARNING MACHINE; HIGH-PERFORMANCE HARDWARE; INPUT DIMENSIONS; MACHINE LEARNING APPLICATIONS; ROTATION METHODS; VECTOR-MATRIX MULTIPLICATIONS;

LEARNING SYSTEMS;

EID: 84969535073     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2016.2558842     Document Type: Article

References (35)

1. P. R. Kinget, "Device mismatch, and tradeoffs in the design of analog circuits, " IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005
2. B. Razavi Design of Analog CMOS Integrated Circuits New York, NY, USA: McGraw-Hill, Aug. 2000
3. E. Neftci, and G. Indiveri, "A device mismatch compensation method for VLSI neural networks, " in Proc. IEEE Biomed. Circuits Syst. Conf., Nov. 2010, pp. 262-265
4. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons, and bistable synapses with spike-timing dependent plasticity, " IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006
5. J. V. Arthur, and K. A. Boahen, "Synchrony in silicon: The gamma rhythm, " IEEE Trans. Neural Netw., vol. 18, no. 6, pp. 1815-1825, Nov. 2007
6. A. Basu, and P. E. Hasler, "Nullcline-based design of a silicon neuron, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 11, pp. 2938-2947, Nov. 2010
7. B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, "Compact low-power calibration mini-DACs for neural arrays with programmable weights, " IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1207-1216, Sep. 2003
8. S. Brink, et al., "A learning-enabled neuron array IC based upon transistor channel models of biological phenomena, " IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 1, pp. 71-81, Feb. 2013
9. S. Shuo, and A. Basu, "Analysis, and reduction of mismatch in silicon neurons, " in Proc. IEEE Biomed. Circuits Syst. Conf., San Diego, CA, USA, Nov. 2011, pp. 257-260
10. T. Pfeil, A. Scherzer, J. Schemmel, and K. Meier, "Neuromorphic learning towards nano second precision, " in Proc. Int. Joint Conf. Neural Netw., Dallas, TX, USA, 2013, pp. 1-5
11. K. Cameron, and A. Murray, "Can spike timing dependent plasticity compensate for process mismatch in neuromorphic analogue VLSI?" in Proc. Int. Symp. Circuits Syst., Vancouver, BC, Canada, 2004, pp. V-748-V-751
12. G.-B. Huang, H. Zhou, X. Ding, and R. Zhang, "Extreme learning machine for regression, and multiclass classification, " IEEE Trans. Syst., Man, Cybern. B, Cybern., vol. 42, no. 2, pp. 513-529, Apr. 2012
13. C. Eliasmith, et al., "A large-scale model of the functioning brain, " Science, vol. 338, no. 6111, pp. 1202-1205, 2012
14. J. C. Tapson, et al., "Synthesis of neural networks for spatio-temporal spike pattern recognition, and processing, " Frontiers Neurosci., vol. 7, p. 153, Aug. 2013
15. A. van Schaik, and J. Tapson, "Online, and adaptive pseudoinverse solutions for ELM weights, " Neurocomputing, vol. 149, pp. 233-238, Feb. 2015
16. A. Basu, S. Shuo, H. Zhou, M. H. Lim, and G.-B. Huang, "Silicon spiking neurons for hardware implementation of extreme learning machines, " Neurocomputing, vol. 102, pp. 125-134, Feb. 2012
17. E. Yao, S. Hussain, A. Basu, and G.-B. Huang, "Computation using mismatch: Neuromorphic extreme learning machines, " in Proc. IEEE Biomed. Circuits Syst. Conf., Oct./Nov. 2013, pp. 294-297
18. Y. Chen, E. Yao, and A. Basu, "A 128 channel 290 GMACs/W machine learning based co-processor for intention decoding in brain machine interfaces, " in Proc. IEEE Int. Symp. Circuits Syst., May 2015, pp. 3004-3007
19. C. L. Blake, and C. J. Merz, "UCI repository of machine learning databases, " Dept. Inf. Comput. Sci., Univ. California, Irvine, CA, USA, 1998. [Online]. Available: http://www.ics.uci.edu/ mlearn/MLRepository.html
20. G.-B. Huang, D. H. Wang, and Y. Lan, "Extreme learning machines: A survey, " Int. J. Mach. Learn. Cybern., vol. 2, no. 2, pp. 107-122, Jun. 2011
21. G.-B. Huang, Q.-Y. Zhu, and C.-K. Siew, "Extreme learning machine: Theory, and applications, " Neurocomputing, vol. 70, nos. 1-3, pp. 489-501, 2006
22. A. E. Hoerl, and R. W. Kennard, "Ridge regression: Biased estimation for nonorthogonal problems, " Technometrics, vol. 12, no. 1, pp. 55-67, Feb. 1970
23. T. Delbrück, and A. van Schaik, "Bias current generators with wide dynamic range, " Analog Integr. Circuits Signal Process., vol. 43, no. 3, pp. 247-268, 2005
24. G. Indiveri, et al., "Neuromorphic silicon neuron circuits, " Frontiers Neurosci., vol. 5, p. 73, May 2011
25. S. Chakrabartty, and G. Cauwenberghs, "Sub-microwatt analog VLSI trainable pattern classifier, " IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1169-1179, May 2007
26. R. Sarpeshkar, T. Delbrück, and C. A. Mead, "White noise in MOS transistors, and resistors, " IEEE Circuits Devices Mag., vol. 9, no. 6, pp. 23-29, Nov. 1993
27. K. H. Lee, and N. Verma, "A low-power processor with configurable embedded machine-learning accelerators for high-order, and adaptive analysis of medical-sensor signals, " IEEE J. Solid-State Circuits, vol. 48, no. 7, pp. 1625-1637, Jul. 2013
28. C. S. Thakur, T. J. Hamilton, R. Wang, J. Tapson, and A. van Schaik, "A neuromorphic hardware framework based on population coding, " in Proc. Int. Joint Conf. Neural Netw., Killarney, Ireland , Jul. 2015, pp. 1-8
29. Y. Chen, E. Yao, and A. Basu, "A 128-channel extreme learning machine-based neural decoder for brain machine interfaces, " IEEE Trans. Biomed. Circuits Syst., vol. 10, no. 3, pp. 679-692, Jun. 2016
30. B. Marr, B. Degnan, P. E. Hasler, and D. V. And erson, "Scaling energy per operation via an asynchronous pipeline, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 1, pp. 147-151, Jan. 2013
31. Y. He, and C.-H. Chang, "A new redundant binary booth encoding for fast 2n-bit multiplier design, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, pp. 1192-1201, Jun. 2009
32. M. de la Guia Solaz, and R. Conway, "Razor based programmable truncated multiply, and accumulate, energy-reduction for efficient digital signal processing, " IEEE Trans. Very Large Scale (VLSI) Syst., vol. 23, no. 1, pp. 189-193, Jan. 2015
33. E. Bingham, and H. Mannila, "Rand om projection in dimensionality reduction: Applications to image, and text data, " in Proc. 7th ACM SIGKDD Int. Conf. Knowl. Discovery Data Mining, 2001, pp. 245-250
34. C. Boutsidis, A. Zouzias, and P. Drineas, "Rand om projections for k-means clustering, " in Proc. Adv. Neural Inf. Process. Syst., 2010, pp. 298-306
35. A. Rahimi, and B. Recht, "Weighted sums of rand om kitchen sinks: Replacing minimization with rand omization in learning, " in Proc. Adv. Neural Inf. Process. Syst., 2009, pp. 1313-1320