Silicon spiking neurons for hardware implementation of extreme learning machines

Neurocomputing

Volumn 102, Issue , 2013, Pages 125-134

  Basu, Arindam ^a   Shuo, Sun ^a   Zhou, Hongming ^a   Hiot Lim, Meng ^a   Huang, Guang Bin ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Asynchronous communication; Extreme learning machine; Neuromorphic; Silicon neuron; Spiking neural network

Indexed keywords

ASYNCHRONOUS COMMUNICATION; EXTREME LEARNING MACHINE; NEUROMORPHIC; SILICON NEURON; SPIKING NEURAL NETWORKS;

COMMUNICATION; KNOWLEDGE ACQUISITION; NETWORK LAYERS; NEURAL NETWORKS; NEURONS; SILICON;

HARDWARE;

ADDRESS EVENT REPRESENTATION COMMUNICATION; ARTICLE; ARTIFICIAL NEURAL NETWORK; ASYNCHRONOUS SPIKE BASED COMMUNICATION; BIOENGINEERING; COMPUTER; CONTROLLED STUDY; EXTREME LEARNING MACHINE; INFORMATION PROCESSING; LEARNING ALGORITHM; MACHINE LEARNING; NEUMORPHIC ENGINEERING; NONLINEAR SYSTEM; POSITIVE FEEDBACK; PRIORITY JOURNAL; REGRESSION ANALYSIS; SIGNAL NOISE RATIO; SILICON SPIKING NEURAL NETWORK; SINGLE HIDDEN LAYER FEEDFORWARD NETWORK; SYNAPSE;

EID: 84870252936     PISSN: 09252312     EISSN: 18728286     Source Type: Journal    
DOI: 10.1016/j.neucom.2012.01.042     Document Type: Article

References (27)

1. Haykin S. Neural Networks. A Comprehensive Foundation 1998, Prentice Hall.
2. Gerstner W., Kistler W.M. Spiking Neuron Models Single Neurons, Populations, Plasticity August 2002, Cambridge University Press.
3. FACETS: Fast Analog Computing with Emergent Transient States, 〈〉. http://facets.kip.uni-heidelberg.de/index.html.
4. SyNAPSE: Systems of Neuromorphic Adaptive Plastic Scalable Electronics, 〈〉. http://www.darpa.mil/dso/thrusts/bio/biologically/synapse/index.htm.
5. S. Saighi, J. Tomas, Y. Bornat, S. Renaud, A conductance-based silicon neuron with dynamically tunable model parameters, in: Proceedings of the International IEEE EMBS Conference on Neural Engineering, 2005, pp. 285-288.
6. S. Saighi, Y. Bornat, J. Tomas, S. Renaud, Neuromimetic ICs and system for parameters extraction in biological neuron models, in: Proceedings of the International Symposium on Circuits and Systems, May 2006.
7. Indiveri G., Chicca E., Douglas R. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Networks 2006, 17(January):211-221.
8. Arthur J., Boahen K. Synchrony in Silicon. The Gamma Rhythm. IEEE Trans. Neural Networks 2007, 18(November):1815-1825.
9. Basu A., Hasler P. Nullcline based design of a silicon neuron. IEEE Trans. Circuits Syst. I 2010, 57(November):2938-2947.
10. Indiveri G., Linares-Barranco B., Hamilton T., van Schaik A., Etienne-Cummings R., Delbruck T., Liu S.-C., Dudek P., Häfliger P., Renaud S., Schemmel J., Cauwenberghs G., Arthur J., Hynna K., Folowosele F., Saighi S., Serrano-Gotarredona T., Wijekoon J., Wang Y., Boahen K. Neuromorphic silicon neuron circuits. Front. Neurosci. 2001, 5:1-23.
11. M. Mahowald, VLSI Analogs of Neuronal Visual Processing a Synthesis of Form and Function, Ph.D. Thesis, California Institute of Technology Pasadena, California, 1992.
12. Boahen K. Point-to-point connectivity between neuromorphic chips using address events. IEEE Trans. Circuits Syst. II 2000, 47(May):416-434.
13. Serrano-Gotarredona R., Serrano-Gotarredona T., Acosta-Jiménez A., Linares-Barranco B. A neuromorphic cortical-layer microchip for spike-based event processing vision systems. IEEE Trans. Circuits Syst. I 2006, 53(December):2548-2566.
14. Serrano-Gotarredona R., Oster M., Lichtsteiner P., Linarez-Barranco A., Paz-Vicente R., Goméz-Rodríguez F., nas Mesa L.C., Berner R., Rivas-Pérez M., Delbruck T., Liu S.-C., Douglas R., Hafliger P., Jiménez-Moreno G., Ballcels A., Serrano-Gotarredona T., Acosta-Jiménez A., Linares-Barranco B. CAVIAR. a 45k Neuron, 5M Synapse, 12G Connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking. IEEE Trans. Neural Networks 2009, 20(September):1417-1438.
15. Choi T., Merolla P., Arthur J., Boahen K., Shibata B. Neuromorphic implementation of orientation hypercolumns. IEEE Trans. Circuits Syst. I 2005, 52(6):1049-1060.
16. Bartolozzi C., Indiveri G. Selective attention in multi-chip address-event systems. Sensors 2009, 9(June):5076-5098.
17. Indiveri G. A Current-mode hysteretic winner-take-all network, with excitatory and inhibitory coupling. J. Analog Integrated Circuits Signal Process. 2001, 28:279-291.
18. Mead C. Analog VLSI and Neural Systems 1989, Addison-Wesley, Reading, MA.
19. Bartolozzi C., Indiveri G. Synaptic dynamics in analog VLSI. Neural Comput. 2007, 19:2581-2603.
20. P. Merolla, K. Boahen, A recurrent model of orientation maps with simple and complex cells, in: S. Thrun, L. Saul, B. Sholkopf (Eds.), Advances in Neural Information Processing Systems, vol. 16, MIT Press, 2004, pp. 995-1002.
21. Huang G.B., Zhu Q.Y., Siew C.K. Extreme learning machine. theory and applications. Neurocomputing 2006, 70:489-501.
22. E. Neftci, G. Indiveri, A device mismatch compensation method for VLSI neural networks, in: Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2010, pp. 262-265.
23. Hastings A. The Art of Analog Layout 2006, Prentice Hall.
24. Enz C., Krummenacher F., Vittoz E. An analytical MOS transistor model valid in all regions os operation and dedicated to low voltage and low current applications. J. Analog Integrated Circuits Signal Process. 1995, 8(July):83-114.
25. S. Shuo, A. Basu, Analysis and reduction of mismatch in silicon neurons, in: Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2011.
26. Lichtsteiner P., Posch C., Delbruck T. A 128×128 120dB 15us latency asynchronous temporal contrast vision sensor. IEEE J. Solid-State Circuits 2008, 43(February):566-576.
27. Chan V., Liu S.-C., van Schaik A. AER EAR. a matched silicon cochlea pair with address event representation interface. IEEE Trans. Circuits Syst. I 2007, 54(1):48-59.