Sub-microwatt analog VLSI trainable pattern classifier

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 5, 2007, Pages 1169-1179

  Chakrabartty, Shantanu ^a,b   Cauwenberghs, Gert ^a,c  

^a IEEE   (United States)

^b Michigan State University   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Flash analog memory; Machine learning, biometrics; Micropower techniques; MOS translinear principle; Smart sensors; Vector ADC

Indexed keywords

MICROPOWER TECHNIQUES; PATTERN CLASSIFIERS; VECTOR ADC;

ERROR ANALYSIS; GAIN CONTROL; MOS DEVICES; SMART SENSORS; SUPPORT VECTOR MACHINES; VLSI CIRCUITS;

BIOMETRICS;

EID: 34247503687     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.894803     Document Type: Conference Paper

References (35)

1. A. Wang and A. P. Chandrakasan, "Energy-efficient DSPs for wireless sensor networks," IEEE Signal Process. Mag, vol. 19, no. 4, pp. 68-78, Jul. 2002.
2. S. Meninger, J. O. Mur-Miranda, R. Amirtharajah, A. Chandrakasan, and J. H. Lang, "Vibration-to-electric energy conversion," IEEE Trans. Very Large Scale Integration (VLSI), vol. 9, no. 2, pp. 64-76, Feb. 2001.
3. J. Rabaey, J. Ammer, T. Karalar, S. Li, B. Otis, M. Sheets, and T. Tuan, "PicoRadios for wireless sensor networks: the next challenge in ultra-low power design," in IEEE ISSCC 2002 Dig. Tech. Papers, San Francisco, CA, Feb. 2002, pp. 200-201.
4. J. F. Randall, "On ambient energy sources for powering indoor electronic devices," Ph.D. dissertation, Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland, May 2003.
5. R. Amirtharajah and A. P. Chandrakasan, "A micropower programmable DSP using approximate signal processing based on distributed arithmetic," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 337-347, Feb. 2004.
6. E. A. Vittoz, "Low-power design: Ways to approach the limits," in IEEE ISSCC 1994 Dig. Tech. Papers, San Francisco, CA, 1994, pp. 14-18.
7. A. G. Andreou, "On physical models of neural computation and their analog VLSI implementation," in Proc. Workshop on Physics and Computation, Nov. 1994, pp. 255-264.
8. P. Leong and M. Jabri, " A low-power VLSI arrhythmia classifier," IEEE Trans. Neural Networks, vol. 6, no. 6, pp. 1435-1445, Nov. 1995.
9. T. Yamasaki, K. Yamamoto, and T. Shibata, "Analog pattern classifier with flexible matching circuitry based on principal-axis-projection vector representation," in Proc. 27th Eur. Solid-State Circuits Conf. (ESSCIRC 2001), Sep. 2001, pp. 197-200.
10. M. S. Shakiba, D. A. Johns, and K. W. Martin, "BiCMOS circuits for analog Viterbi decoders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 12, pp. 1527-1537, Dec. 1998.
11. J. Lazzaro, J. Wawrzynek, and R. P. Lippmann, "A micropower analog circuit implementation of hidden Markov model state decoding," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1200-1209, Aug. 1997.
12. P. Kinget and M. Steyaert, "Analog VLSI design constraints of programmable cellular neural networks," Analog Integr. Circuits Signal Process., vol. 15, no. 3, pp. 251-261, Mar. 1998.
13. B. Boser, I. Guyon, and V. Vapnik, "A training algorithm for optimal margin classifier," in Proc. 5th Annu. ACM Workshop on Computational Learning Theory, 1992, pp. 144-152.
14. V. Vapnik, The Nature of Statistical Learning Theory. New York: Springer-Verlag, 1995.
15. R. Genov and G. Cauwenberghs, "Charge-mode parallel architecture for vector-matrix multiplication," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 10, pp. 930-936, OCt. 2001.
16. S. Chakrabartty and G. Cauwenberghs, "Sub-microwatt analog VLSI support vector machine for pattern classification and sequence estimation," in Proc. Neural Information Processing Systems Conf. (NIPS'2004). Cambridge, MA: MIT Press, 2005.
17. S. Chakrabartty and G. Cauwenberghs, "Forward decoding kernel machines: A hybrid HMM/SVM approach to sequence recognition," in Proc. SVM 2002, pp. 278-292, Lecture Notes in Computer Science, 2388.
18. S. Chakrabartty and G. Cauwenberghs, "Margin normalization and propagation in analog VLSI," in Proc. IEEE ISCAS 2004, Vancouver, Canada, 2004, pp. I-901-904.
19. H.-A. Loeliger, "Probability propagation and decoding in analog VLSI," in Proc. IEEE Int. Symp. Information Theory, Cambridge, MA, 1998, p. 146.
20. F. Lustenberger, "An analog VLSI decoding technique for digital codes," in Proc. IEEE ISCAS'99, 1999, vol. 2, pp. 424-427.
21. T. A. Cover and J. A. Thomas, Elements of Information Theory. New York: Wiley, 1991.
22. A. Kramer, "Array-based analog computation," IEEE Micro, vol. 16, no. 5, pp. 40-49, May 1996.
23. A. Aslam-Siddiqi, W. Brockherde, and B. Hosticka, "A 16 × 16 non-volatile programmable analog vector-matrix multiplier," IEEE J. Solid-State Circuits, vol. 31, no. 10, pp. 1502-1509, 1998.
24. T. Serrano-Gotarredona, B. Linares-Barranco, and A. G. Andreou, "A general translinear principle for subthreshold MOS transistors," IEEE Trans. Circuits Syst., I: Fundam. Theory Applicat., vol. 46, no. 5, pp. 607-616, May 1999.
25. B. Gilbert, "Translinear circuits: A proposed classification," Electron. Lett., vol. 11, no. 1, pp. 14-16, Jan. 1975.
26. C. Diorio, P. Hasler, B. Minch, and C. A. Mead, "A single-transistor silicon synapse," IEEE Trans. Electron Devices, vol. 43, no. 11, pp. 1972-1980, Nov. 1996.
27. A. Andreou and K. Boahen, "Translinear circuits in subthreshold MOS," J. Analog Integrated Circuits Signal Process., vol. 9, no. 2, pp. 141-166, Mar. 1996.
28. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Trans. Electron Devices, vol. 39, no. 6, pp. 1444-1455, Jun. 1992.
29. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1988.
30. R. Sarpeshkar, T. Delbruck, and C. A. Mead, "White noise in MOS transistors and resistors," IEEE Circuits Devices Mag., vol. 9, no. 6, pp. 23-29, Nov. 1993.
31. B. H. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778-1786, Sep. 2005.
32. A. Bandyopadhyay, G. J. Serrano, and P. Hasler, "Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method," in Proc. IEEE ISCAS 2005, pp. 2148-2151.
33. S. Chakrabartty and G. Cauwenberghs, "Fixed current method for programming large floating gate arrays," in IEEE ISCAS 2005, pp. 3934-3937.
34. B. Linares-Barranco and T. Serrano-Gotarredona, "On the design and characterization of femtoampere current-mode circuits," IEEE J. Solid State Circuits, vol. 38, no. 8, pp. 1353-1363, Aug. 2003.
35. Gini-SVM Toolkit. [Online]. Available: http://bach.ece.jhu.edu/svm/ ginisvm