Analysis and reduction of mismatch in silicon neurons

2011 IEEE Biomedical Circuits and Systems Conference, BioCAS 2011

Volumn , Issue , 2011, Pages 257-260

  Shuo, Sun ^a   Basu, Arindam ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS-EVENT REPRESENTATION; FLOATING-GATES; INTEGRATE-AND-FIRE NEURONS; METHODICAL APPROACH; MISMATCH CORRECTION; NEURON CIRCUITS; RATE CODES; SILICON NEURON; TIME CODE;

CALIBRATION; CODES (SYMBOLS); SENSITIVITY ANALYSIS;

ELECTRIC NETWORK ANALYSIS;

EID: 84855707385     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BioCAS.2011.6107776     Document Type: Conference Paper

References (9)

1. Carver Mead, Analog VLSI and Neural Systems, Addison-Wesley, Reading, MA, 1989.
2. A. Hastings, The Art of Analog Layout, Prentice Hall, 2006.
3. M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers, "Matching Properties of MOS Transistors," IEEE Journal of Solid-State Circuits, pp. 1433-1439, 1989.
4. M. Oster and Shih-Chii Liu, "A winner-take-all spiking network with spiking inputs," in Proceedings of the International Symposium on Circuits and Systems, May 2004, pp. 203-6.
5. E. Neftci and G. Indiveri, "A device mismatch compensation method for VLSI neural networks," IEEE Biomedical Circuits and Systems, pp. 262-265, 2010.
6. A. Van Schaik, E. Fragniere, and E. Vittoz, "Improved Silicon Cochlea using Compatible Lateral Bipolar Transistors," Advances in neural information processing system, pp. 671-677, 1996.
7. B. Linares-Barranco, T. Serrano-Gotarredona, and R. Serrano-Gotarredona, "Compact low-power calibration mini-DACs for neural massive arrays with programmable weights," IEEE Transactions on Neural Networks, vol. 14, no. 5, pp. 1207-16, Sept 2003.
8. A. Bandyopadhyay, G. Serrano, and P. Hasler, "Adaptive Algorithm Using Hot-Electron Injection for Programming Analog Computational Memory Elements Within 0.2% of Accuracy Over 3.5 Decades," IEEE Journal of Solid-State Circuits, vol. 41, no. 9, pp. 2107-14, Sept 2006.
9. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity," IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211-221, Jan 2006.