A 128-Channel Extreme Learning Machine-Based Neural Decoder for Brain Machine Interfaces

IEEE Transactions on Biomedical Circuits and Systems

Volumn 10, Issue 3, 2016, Pages 679-692

  Chen, Yi ^a   Yao, Enyi ^a   Basu, Arindam ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Brain machine interfaces; extreme learning machine; implant; machine learning; motor intention; neural decoding; neural network; portable; very large scale integration (VLSI)

Indexed keywords

ALGORITHMS; ARTIFICIAL INTELLIGENCE; BRAIN COMPUTER INTERFACE; DECODING; ENERGY EFFICIENCY; INTERFACE STATES; KNOWLEDGE ACQUISITION; TIME DELAY;

ANALOG PROCESSING; ANALOG PROCESSORS; BRAIN MACHINE INTERFACE; CLASSIFICATION ACCURACY; CLASSIFICATION RATES; DECODING ALGORITHM; EXTREME LEARNING MACHINE; FEATURE DIMENSIONS;

LEARNING SYSTEMS;

ALGORITHM; ANIMAL; BRAIN COMPUTER INTERFACE; DEVICES; FINGER; HAPLORHINI; HUMAN; MACHINE LEARNING; MEDICAL ELECTRONICS; NERVE CELL; PHYSIOLOGY;

ALGORITHMS; ANIMALS; BRAIN-COMPUTER INTERFACES; ELECTRONICS, MEDICAL; FINGERS; HAPLORHINI; HUMANS; MACHINE LEARNING; NEURONS;

EID: 84949870816     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2015.2483618     Document Type: Article

References (43)

1. R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuits for a wireless 100-electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007.
2. R. Sarpeshkar, W. Wattanapanitch, S. K. Arfin, B. I. Rapoport, S. Mandal, M. W. Baker, M. S. Fee, S. Musallam, and R. A. Adersen, "Low-power circuits for brain-machine interfaces," IEEE Trans. Biomed. Circuits Syst., vol. 2, no. 3, pp. 173-183, Sep. 2008.
3. F. Shahrokhi, K. Abdelhalim, D. Serletis, P. L. Carlen, and R. Genov, "The 128-channel fully differnetial digital integrated neural recording and stimulation interface," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 3, pp. 149-161, Jun. 2010.
4. Y. Chen, A. Basu, L. Liu, X. Zou, R. Rajkumar, G. Dawe, and M. Je, "A digitally assisted, signal folding neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 8, pp. 528-542, Aug. 2014.
5. E. Yao and A. Basu, "A 1 V, compact, current-mode neural spike detector with detection probability estimator in 65 nm CMOS," in Proc. IEEE ISCAS, May 2015.
6. J. Holleman, A. Mishra, C. Diorio, and B. Otis, "A micro-power neural spike detector and feature extractor in .13 um CMOS," in Proc. IEEE Custom Integrated Circuits Conf., 2008.
7. L. Hoang, Y. Zhi, and W. Liu, "VLSI architecture of NEO spike detection with noise shaping filter and feature extraction using informative samples," in Proc. IEEE EMBC Conf., Sep. 2009, pp. 978-981.
8. B. Gosselin and M. Sawan, "An ultra low-power CMOS automatic action potential detector," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 17, no. 4, pp. 346-353, Aug. 2009.
9. T. Chen, K. Chen, Z. Yang, K. Cockerham, and W. Liu, "A biomedical multiprocessor SoC for closed-loop neuroprosthetic applications," in Proc. IEEE Int. Solid-State Circuits Conf., Dig, Tech, Papers, Feb. 2009, pp. 434-435, 435a.
10. V. Karkare, S. Gibson, and D. Markovic, "A 130-uW, 64-channel neural spike-sorting DSP chip," IEEE J. Solid-State Circuits, vol. 46, no. 5, pp. 1214-1222, May 2011.
11. V. Karkare, S. Gibson, and D. Markovic, "A 75-uW, 16-channel neural spike-sorting processor with unsupervised clustering," IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2230-2238, Sep. 2013.
12. S. Acharya, F. Tenore, V. Aggarwal, R. Etienne-Cummings, M. Schieber, and N. Thakor, "Decoding individuated finger movements using volume-constrained neuronal ensembles in the M1 hand area," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 16, pp. 15-23, 2008.
13. P. Ifft, S. Shokur, Z. Li, M. Lebedev, and M. Nicolelis, "A brain-machine interface enables bimanual arm movements in monkeys," Science. Translat. Med., vol. 5, pp. 1-13, 2013.
14. L. Hochberg, D. Bacher, B. Jarosiewicz, N. Masse, J. Simeral, J. Vogel, S. Haddain, J. Liu, S. Cash, P. der Smagt, and J. Donoghue, "Reach and grasp by people with tetraplegia using a neurally controlled robotic arm," Nature, vol. 485, pp. 372-375, 2012.
15. I. H. Stevenson and K. P. Kording, "How advances in neural recording affect data analysis," Nature Neurosci., vol. 14, pp. 139-142, 2011.
16. B. Rapoport, W. Wattanapanitch, H. Penagos, S. Musallam, R. Andersen, and R. Sarpeshkar, "A biomimetic adaptive algorithm and low-power architecture for implantable neural decoders," in Proc. 31st Annu. Int. Conf. IEEE EMBS, 2009.
17. B. Rapoport, L. Turicchian, W. Wattanapanitch, T. Davidson, and R. Sarpeshkar, "Efficient universal computing architectures for decoding neural activity," PLoS ONE, vol. 7, p. e42492, 2012.
18. Y. Chen, Y. Enyi, and A. Basu, "A 128 channel 290 GMACs/W machine learning based co-processor for intention decoding in brain machine interfaces," in Proc. IEEE ISCAS, May 2015.
19. G. B. Huang, Q. Y. Zhu, and C. K. Siew, "Extreme learning machines: Theory and applications," Neurocomputing, vol. 70, pp. 489-501, 2006.
20. G. Huang, H. Zhou, X. Ding, and R. Zhang, "Extreme learning machine for regression and multiclass classification," IEEE Trans. Systems, Man, Cybern. B, Cybern., vol. 42, no. 2, pp. 513-529, Apr. 2012.
21. B. Efron, T. Hastie, I. Johnstone, and R. Tibshirani, "Least angle regression," Ann. Stat., vol. 32, no. 2, pp. 407-499, 2004.
22. V. Aggarwal, S. Acharya, F. Tenore, H. Shin, R. Etienne-Cummings, M. Schieber, and N. Thakor, "Asynchronous decoding of dexterous finger movements using M1 neurons," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 16, pp. 3-14, 2008.
23. A. Rahimi and B. Recht, "Weighted sums of random kitchen sinks: Replacing minimization with randomization in learning," in Proc. Neural Information Processing Systems, 2009.
24. J. C. Kao, S. D. Stavisky, D. Sussillo, P. Nuyujukian, and K. V. Shenoy, "Information systems opportunities in brain-machine interface decodersinformation systems opportunities in brain-machine interface decoders," Proc. IEEE, vol. 102, no. 5, pp. 666-682, May 2014.
25. A. Grigorievskiy, Y. Miche, A. Ventela, E. Severin, and A. Lendasse, "Long-term time series pprediction using OP-ELM," Neural Netw., vol. 51, pp. 50-56, Mar. 2014.
26. A. Basu, S. Shuo, H. Zhou, M. Lim, and G. Huang, "Silicon spiking neurons for hardware implementation of extreme learning machines," Neurocomput., vol. 102, pp. 125-134, 2013.
27. Y. Enyi, S. Hussain, and A. Basu, "Computation using mismatch: Neuromorphic extreme learning machines," in Proc. IEEE Biomedical Circuits and Systems Conf., Rotterdam, Netherlands, 2013, pp. 294-297.
28. Y. Miche, A. Sorjamaa, P. Bas, O. Simula, C. Jutten, and A. Lendasse, "Op-elm: Optimally pruned extreme learning machine," IEEE Trans. Neural Netw., vol. 21, no. 1, pp. 158-162, Jan. 2010.
29. K. H. Lee and N. Verma, "A low-power processor with configurable embedded machine-learning accelerators for high-order and adaptive analysis of medical-sensor signals," IEEE J. Solid-State Circuits, vol. 48, no. 7, pp. 1625-1637, Jul. 2013.
30. S. Chakrabartty and G. Cauwenberghs, "Sub-microwatt analog VLSI trainable pattern classifier," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1169-1179, May 2007.
31. J. Oh, G. Kim, B.-G. Nam, and H.-J. Yoo, "A 57 mw 12.5 uj/epoch embedded mixed-mode neuro-fuzzy processor for mobile real-time object recognition," IEEE J. Solid-State Circuits, vol. 48, no. 11, pp. 2894-2907, Nov. 2013.
32. J. Lu, S. Young, I. Arel, and J. Holleman, "1 TOPS/W analog deep machine-learning engine with floating-gate storage in 0.13um CMOS," in Proc. ISSCC Dig. Tech. Papers, 2014, pp. 504-505.
33. Y. He and C.-H. Chang, "A new redundant binary booth encoding for fast 2n-Bit multiplier design," IEEE Trans. Circuits Syst. I, Reg. Papers., vol. 56, no. 6, pp. 1192-1201, Jun. 2009.
34. K.-S. Chong, B.-H. Gwee, and J. S. Chang, "A micropower low-voltage multiplier with reduced spurious switching," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 2, pp. 255-265, 2005.
35. M. La Guia de Solaz and R. Conway, "Razor based programmable truncated multiply and accumulate, energy-reduction for efficient digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 1, pp. 189-93, Jan. 2015.
36. N. Petra, D. De Caro, V. Garofalo, E. Napoli, and A. G. M. Strollo, "Truncated binary multipliers with variable correction and minimum mean square error," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 6, pp. 1312-1325, Jun. 2010.
37. D. Han, Y. Zheng, R. Rajkumar, G. Dawe, and M. Je, "A 0.45 V 100-channel neural-recording IC with sub-uW/channel consumption in 0.18 um CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., 2013, pp. 290-291.
38. Y. Enyi, Y. Chen, and A. Basu, "A 0.7 V, 40 nW compact, currentmode neural spike detector in 65 nm CMOS," IEEE Trans. Biomed. Circuits Syst., 2015, IEEE Xplore, Early Access.
39. J. Tan, W. S. Liu, C. H. Heng, and Y. Lian, "A 2.4 GHz ULP reconfigurable asymmetric transceiver for single-chip wireless neural recording IC," IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 4, pp. 497-509, Aug. 2014.
40. S. X. Diao, Y. J. Zheng, Y. Gao, S. J. Cheng, X. J. Yuan, and M. Y. Je, "A 50-Mb/s CMOS QPSK/O-QPSK transmitter employing injection locking for direct modulation," IEEE Trans. Microw. Theory Tech., vol. 60, no. 1, pp. 120-130, Jan. 2012.
41. M. Chae, Z. Yang, M. Yuce, L. Hong, and W. Liu, "A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 17, no. 4, pp. 312-321, 2009.
42. J. M. Fan et al., "Intention estimation in brain machine interfaces," J. Neuroeng., vol. 11, no. 1, 2014.
43. A. L. Orsborn, S. Dangi, H. G. Moorman, and J. M. Camena, "Closedloop decoder adaptation on intermediate time-scales facilitates rapid BMI performance improvements independent of decoder initialization conditions," IEEE Trans. Neural Syst. Rehabil. Eng., vol. 20, no. 4, pp. 468-477, Jul. 2012.