Computation using mismatch: Neuromorphic extreme learning machines

2013 IEEE Biomedical Circuits and Systems Conference, BioCAS 2013

Volumn , Issue , 2013, Pages 294-297

  Yao, Enyi ^a   Hussain, Shaista ^a   Basu, Arindam ^a   Huang, Guang Bin ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

CLASSIFICATION TASKS; DIGITAL IMPLEMENTATION; EXTREME LEARNING MACHINE; FIELD PROGRAMMABLE ANALOG ARRAYS; PROOF OF CONCEPT; SPICE SIMULATIONS; SYSTEM SIMULATIONS; VECTOR-MATRIX MULTIPLICATIONS;

ENERGY EFFICIENCY; KNOWLEDGE ACQUISITION; LEARNING ALGORITHMS; VLSI CIRCUITS;

LEARNING SYSTEMS;

EID: 84893561481     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BioCAS.2013.6679697     Document Type: Conference Paper

References (11)

1. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity," IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211-221, Jan. 2006.
2. A. Basu and P. Hasler, "Nullcline based Design of a Silicon Neuron," IEEE Transactions on Circuits and Systems I, vol. 57, no. 11, pp. 2938-47, Nov. 2010.
3. S. Brink, S. Nease, and P. Hasler et al., "A Learning-enabled Neuron Array IC Based upon Transistor Channel Models of Biological Phenomenon," IEEE Transactions on Biomedical Circuits and Systems, vol. 7, no. 1, pp. 71-81, Feb. 2012.
4. E. Neftci and G. Indiveri, "A device mismatch compensation method for VLSI neural networks," IEEE Biomedical Circuits and Systems, pp. 262-265, 2010.
5. G.-B. Huang, H. Zhou, X. Ding, and R. Zhang, "Extreme Learning Machine for Regression and Multiclass Classification," IEEE Trans. on Systems, Man and Cybernetics- part B, vol. 42, no. 2, pp. 515-29, 2012.
6. A. Basu, S. Shuo, H. Zhou, M. H. Lim, and G. B. Huang, "Silicon Spiking Neurons for Hardware Implementation of Extreme Learning Machines," Neurocomputing, vol. 102, pp. 125-34, 2012.
7. N. Verma, A. Shoeb, J. Bohorquez, J. Dawson, J. Guttag, and A. Chandrakasan, "A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System," IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 804-16, April 2010.
8. G.-B. Huang, D. H. Wang, and Y. Lan, "Extreme Learning Machines: A Survey," Int. J. Mach. Learn. & Cyber., vol. 2, pp. 107-122, 2011.
9. S. Chakrabartty and G. Cauwenberghs, "A Sub-microwatt Analog VLSI Trainable Pattern Classifier," IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp. 1169-1179, May 2007.
10. B. Marr, B. Degnan, P. E. Hasler, and D. Anderson, "Scaling Energy Per Operation via an Asynchronous Pipeline," IEEE Transactions on VLSI, vol. 21, no. 1, pp. 147-151, Jan. 2013.
11. A. Basu, C. Twigg, S. Brink, and P. Hasler et al, "RASP 2.8: A New Generation of Floating-gate based Field Programmable Analog Array," in Proceedings of the IEEE Custom Integrated Circuits Conference, Sept. 2008, pp. 213-16.