XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 113-125

  Wang, Xiaodong ^a   Martinez, Jose F ^a  

^a Cornell University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE; DECISION MAKING; GLOBAL OPTIMIZATION; RESOURCE ALLOCATION; SOFTWARE ARCHITECTURE; THROUGHPUT;

ALLOCATION MECHANISM; DISTRIBUTED DECISION MAKING; MARKET-BASED APPROACH; MULTICORE ARCHITECTURES; OPERATING POINTS; POWER DISTRIBUTIONS; SHARED RESOURCES; SYSTEM THROUGHPUT;

COMPUTER ARCHITECTURE;

EID: 84934298409     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056026     Document Type: Conference Paper

References (49)

1. M. Becchi and P. Crowley. Dynamic thread assignment on heterogeneous multiprocessor architectures. In Intl. Conf. on Computing Frontiers (CF), 2006.
2. A. Bhattacharjee and M. Martonosi. Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors. In Intl. Symp. on Computer Architecture (ISCA), 2009.
3. R. Bitirgen, E. Ipek, and J. F. Martnez. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In Intl. Symp. on Microarchitecture (MICRO), 2008.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Intl. Symp. on Computer Architecture (ISCA), 2000.
5. B. Calder, T. Sherwood, E. Perelman, and G. Hamerley. Simpoint. http://www. cs. ucsd. edu/ calder/simpoint/, 2003.
6. C. Isci, C.-Y. Cher, P. Bose, and M. Martonosi. An analysis of eficient multi-core global power management policies: Maximizing performance for a given power budget. In Intl. Symp. on Microarchitecture (MICRO), 2006.
7. P. Chaparro, J. González, and A. González. Thermal-effective clustered microarchitectures. In Wkshp. on Temperature-Aware Computer Systems, 2004.
8. J. S. Chase, D. C. Anderson, P. N. Thakar, A. M. Vahdat, and R. P. Doyle. Managing energy and server resources in hosting centers. In ACM Symp. on Operating Systems Principles (SOSP), 2001.
9. J. Chen and L. K. John. Predictive coordination of multiple on-chip resources for chip multiprocessors. In Intl. Conf. on Supercomputing (ICS), 2011.
10. S. Choi and D. Yeung. Learning-based SMT processor resource distribution via hill-climbing. In Intl. Symp. on Computer Architecture (ISCA), 2006.
11. C. Delimitrou and C. Kozyrakis. Paragon: QoS-aware scheduling for heterogeneous datacenters. In Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2013.
12. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt. Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems. In Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.
13. E. Ebrahimi, R. Miftakhutdinov, C. Fallin, C. J. Lee, J. A. Joao, O. Mutlu, and Y. N. Patt. Parallel application memory scheduling. In Intl. Symp. on Microarchitecture (MICRO), 2011.
14. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, 28(3):42{53, 2008.
15. S. Eyerman and L. Eeckhout. Fine-grained DVFS using on-chip regulators. ACM Trans. on Architecture and Code Optimization (TACO), 8(1), 2011.
16. M. Feldman, K. Lai, and L. Zhang. A price-anticipating resource allocation mechanism for distributed shared clusters. In Intl. Conf. on Electronic Commerce (EC), 2005.
17. H. R. Ghasemi and N. S. Kim. RCS: runtime resource and core scaling for power-constrained multi-core processors. In Intl. Conf. on Parallel Architectures and Compilation Techniques (PACT), 2014.
18. M. Guevara, B. Lubin, and B. C. Lee. Navigating heterogeneous processors with market mechanisms. In Intl. Symp. on High Performance Computer Architecture (HPCA), 2013.
19. P. Hammarlund, A. J. Martinez, A. A. Bajwa, D. L. Hill, E. Hallnor, H. Jiang, M. Dixon, M. Derr, M. Hunsaker, R. Kumar, R. B. Osborne, R. Rajwar, R. Singhal, R. D'Sa, R. Chappell, S. Kaushik, S. Chennupaty, S. Jourdan, S. Gunther, T. Piazza, and T. Burton. Haswell: The fourth-generation Intel core processor. IEEE Micro, 34(2):6{20, 2014.
20. 2Gb DDR3 SDRAM component data sheet: MT41J256M8. http://www. micron. com/parts/dram/ddr3-sdram/mt41j256m8da-125, July 2012.
21. R. Jevtic, H.-P. Le, M. Blagojevic, S. Bailey, K. Asanovic, E. Alon, and B. Nikolic. Per-core DVFS with switched-capacitor converters for energy eficiency in manycore processors. IEEE Trans. on Very Large Scale Integration (TVLSI) Systems, 2014.
22. F. Kelly. Charging and rate control for elastic trafic. European Trans. on Telecommunications, 8(1), 1997.
23. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Intl. Symp. on High Performance Computer Architecture (HPCA), 2008.
24. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In Intl. Symp. on Microarchitecture (MICRO), 2003.
25. R. Manikantan, K. Rajan, and R. Govindarajan. Probabilistic shared cache management (PriSM). In Intl. Symp. on Computer Architecture (ISCA), 2012.
26. J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soá. Bubble-up: Increasing utilization in modern warehouse scale computers via sensible co-locations. In Intl. Symp. on Microarchitecture (MICRO), 2011.
27. A. Mas-Colell, M. D. Whinston, J. R. Green. Microeconomic Theory. Oxford University Press New York, 1995.
28. R. Miftakhutdinov, E. Ebrahimi, and Y. N. Patt. Predicting performance impact of DVFS for realistic memory systems. In Intl. Symp. on Microarchitecture (MICRO), 2012.
29. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In Intl. Symp. on Microarchitecture (MICRO), 2006.
30. N. Nisan, T. Roughgarden, E. Tardos, and V. V. Vazirani. Algorithmic Game Theory. Cambridge University Press, 2007.
31. P. Petrica, A. M. Izraelevitz, D. H. Albonesi, and C. A. Shoemaker. Flicker: A dynamically adaptive architecture for power limited multicore systems. In Intl. Symp. on Computer Architecture (ISCA), 2013.
32. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Intl. Symp. on Microarchitecture (MICRO), 2006.
33. O. Regev and N. Nisan. The POPCORN market. Online markets for computational resources. Decision Support Systems, 28(1):177{189, 2000.
34. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator. http://sesc. sourceforge. net, 2005.
35. E. Rotem, A. Naveh, D. Rajwan, A. Ananthakrishnan, and E. Weissmann. Power-management architecture of the Intel microarchitecture code-named Sandy Bridge. IEEE Micro, 32(2):0020{27, 2012.
36. D. Sanchez and C. Kozyrakis. Vantage: Scalable and eficient ne-grain cache partitioning. In Intl. Symp. on Computer Architecture (ISCA), 2011.
37. P. Shivakumar and N. P. Jouppi. CACTI 3. 0: An integrated cache timing, power, and area model. Tech. Rep., HP Western Research Labs, 2001.
38. A. A. Sinkar, H. R. Ghasemi, M. J. Schulte, U. R. Karpuzcu, and N. S. Kim. Low-cost per-core voltage domain support for power-constrained high-performance processors. IEEE Trans. on Very Large Scale Integration (TVLSI) Systems, 22(4):747{758, 2014.
39. K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan. Temperature-aware microarchitecture: Modeling and implementation. ACM Trans. on Architecture and Code Optimization (TACO), 1(1):94{125, 2004.
40. A. Smith. An Inquiry into the Nature and Causes of the Wealth of Nations. A. and C. Black, 1863.
41. Standard Performance Evaluation Corporation. SPEC CPU2000. http://www. spec. org/cpu2000/, 2000.
42. Standard Performance Evaluation Corporation. SPEC CPU2006. http://www. spec. org/cpu2006/, 2006.
43. G. E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Intl. Symp. on High Performance Computer Architecture (HPCA), 2002.
44. M. A. Suleman, M. K. Qureshi, and Y. N. Patt. Feedback-driven threading: Power-eficient and high-performance execution of multi-threaded workloads on CMPs. In Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2008.
45. I. E. Sutherland. A future market in computer time. Comm. of the ACM, 11, 1968.
46. F. Wu and L. Zhang. Proportional response dynamics leads to market equilibrium. In Intl. Symp. on Theory of Computing, 2007.
47. Y. Xie and G. H. Loh. PIPP: Promotion/insertion pseudo-partitioning of multi-core shared caches. In Intl. Symp. on Computer Architecture (ISCA), 2009.
48. S. M. Zahedi and B. C. Lee. REF: Resource elasticity fairness with sharing incentives for multiprocessors. In Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2014.
49. L. Zhang. Proportional response dynamics in the Fisher market. Theoretical Computer Science, 412(24), 2011.