Technology modeling for emerging SOI devices

International Conference on Simulation of Semiconductor Processes and Devices, SISPAD

Volumn 2002-January, Issue , 2002, Pages 225-230

  Ieong, M ^a   Oldiges, P ^a  

^a IBM RESEARCH   (United States)

Author keywords

Calibration; CMOS technology; Computational modeling; Diodes; Implants; MOSFET circuits; Predictive models; Semiconductor device modeling; Semiconductor process modeling; Silicon on insulator technology

Indexed keywords

ALGORITHMS; CALIBRATION; CMOS INTEGRATED CIRCUITS; DENTAL PROSTHESES; DIODES; INDUSTRIAL RESEARCH; MOSFET DEVICES; PARAMETER ESTIMATION; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICES; SEMICONDUCTOR DIODES; SILICON ON INSULATOR TECHNOLOGY;

CMOS TECHNOLOGY; COMPUTATIONAL MODEL; MOSFET CIRCUITS; PREDICTIVE MODELS; SEMICONDUCTOR PROCESS MODELING;

SEMICONDUCTOR DEVICE MODELS;

EID: 84906778950     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SISPAD.2002.1034558     Document Type: Conference Paper

References (41)

1. "Next Generation TCAD: Models and Method (Industry Applications)" J. Johnson IEDM Short Course J. Hoyt and D. Klaassen Chrs. 1998.
2. "A New Three-dimensional Device Simulation Formulation," E. Buturla, J. Johnson, S. Furkay, and P. Cottrel, NASECODE VI Proceedings pp. 291-296 1989.
3. "Unified Generation Model and Donor and Acceptor-Type Trap States for Heavily-Doped Silicon" S. Voldman J. Johnson T. Linton S. Titcomb Tech. Digest of IEDM, 1990 pp. 349-352
4. "Discretization Methods and Physical Models for Simulating Leakage Currents in Semiconductor Devices with Applications to Modeling Trench DRAM Cells" J. Johnson T. Linton and S. Voldman NASECODE VII Proceedings, pp. 204-209 1991.
5. "SOI Technology for the GHz era," G.G. Shahidi, IBM Journal of Research and Development, Vol.46, No.2/3,pp.121-131, 2002.
6. http://www-3.ibm.com/chips/bluelogic/showcase/soi/
7. "Silicon-on-Insulator Technology: Materials to VLSI," Jean-Pierre Colinge, Klumer Academic Publishers, 1991.
8. "Dopant Redistribution in SOI during RTA: A study on Doping in scaled-down Layers," H. Park et al., IEDM Technical Digest, pp.629-632, 2001.
9. "Floating body concerns for SOI dynamic random access memory", J. Mandelman, J. Barth, J. DeBrosse, R. Dennard, H. Kalter, H. Hanafi, 1996 IEEE SOI Conference, pp. 136-137.
10. "Modeling the Impact of Body-to-body Leakage in Partially-Depleted SOI CMOS Technology," M Ieong, R. Young, H. Park, W. Rausch, I. Yang, S. Fung, F. Assaderaghi, and H-SP. Wong, Proceeding of the International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2001.
11. G.A.M. Hurkx et al., IEDM, p.307-10, 1989.
12. E.O. Kane, J. Appl. Phys., 32(1):83-91, 1961.
13. "Alpha-particle induced soft errors in dynamic memories", T.C. May and M.H. Woods, IEEE Trans. Elect. Dev., vol. ED-26, no.1, pp. 2-9, 1979.
14. "IBM experiments in soft fails in copmuter electronics (1978-1994)",] J.F. Ziegler et al., IBM Journ. R&D, vol. 40, no.1, pp. 3-18, 1996.
15. "Dynamics of charge collection form alpha-particle tracks in integrated circuits", C.M. Hsieh, P.C. Murley, and R.R. O'Brien, Proc. 19th IEEE Intern. Rel. Phys. Symp., pp.38-42, 1981.
16. "Theoretical determination of the temporal and spatial structure of alpha-particle induced electron-hole pair generation in silicon," P. Oldiges, R. Dennard, D. Heidel, B. Klaasen, F. Assaderaghi, and M. Ieong, IEEE Tran. Nuc. Sci., vol. 47, no. 6, pp. 2575-2579, 2000.
17. "Soft-error Monte Carlo modeling program, SEMM", P.C. Murley and G.R. Srinivasan, IBM Journ. R&D, vol. 40, no. 1, pp. 109-118, 1996.
18. "Soft error rate scaling for emerging SOI technology options,".P. Oldiges, K. Bernstein, D. Heidel, B. Klaasen, E. Cannon, R. Dennard, H. Tang, M. Ieong, and H-S.P. Wong, VLSI Symp. Tech. Dig., pp. 4647, 2002.
19. "Extending the Road Beyond CMOS," J. Hutchby et al, IEEE Circuits & Devices Magazine, p. 28, 2002.
20. 2001 ITRS at http://public.itrs.net
21. K. Rim, et al., IEDM Tech. Dig., p. 707, 1998.
22. "Strain effects on device characteristics: implementation in drift-diffusion simulators," J.L. Egley and D. Chidambarrao, Sol. St. Electr., vo.. 36, no. 12, pp. 1653-1664, 1993.
23. "Physics and applications of Ge(x)Se(l-x)/Si strained-layer heterostructures", R. People, IEEE Journ. Quant. Elec., vol. 22, p. 1696, 1986.
24. "A practical approach to modeling strained silicon NMOS devices", P. Oldiges, X. Wang, M. Ieong, S. Fischer, and K. Rim, Proc. SISPAD, pp. 292-295, 2001.
25. "Strained Si NMOSFETs for High Performance CMOS Technology," K. Rim, S. Koester, M. Hargrove, J. Chu, P.M. Mooney, J. Ott, T. Kanarsky, P. Ronsheim, M. Ieong, A. Grill, H.-S. P. Wong, Proceed. of the Symp. of VLSI Tech., p. 59, 2001.
26. FD/DG-SOI MOSFET - a viable approach to overcoming the device scaling limit," Digh Hisamoto, D. Hisamoto, Tech. Dig. of IEDM, 2001.
27. "Ultra-thin Silicon Channel Single- and Double -gate MOSFETs," Meikei Ieong, Jakub Kedzierski, Zhibin Ren, Bruce Doris, Thomas Kanarsky, and H-S Philip Wong, Symposium of Solid-State Devices and Mateirals, 2002.
28. "Optimized Design On the Subband Structure in MOS Inversion Layers For Realizing High Performance and Low Power Si MOSFETs," S-I Takagi, International Journal of High Speed Electronics and Systems, pp.155-170, Vol.10, No.1, 2000.
29. "Efficient Quantum Correction Model for Multi-Dimensional Device Simulations," M. Ieong, R. Logan and J. Slinkman", Proceeding of SISPAD, pp129-132, 1998.
30. M.G. Ancona and G.J. Iafrate, Physical Review B 39, pp.9536-9540, 1989.
31. "Design and performance considerations for sub-0.1 um double-gate SOI MOSFETs" H.S. Wong Y. Taur J. Stork Technical Digest of IEDM pp. 747-750 1994.
32. "DC and AC performance analysis of 25nm symmetric/asymmetric double-gate, back-gate and bulk CMOS,", M. Ieong, H.-S.P. Wong, Y. Taur, P. Oldiges and D. Frank, Proceeding of SISPAD 2000, pp. 147-150.
33. "Experimental Evaluation of Carrier Transport and Device Design for Planar Symmetric Asymmetric Double-Gate, Ground-plane CMOSFETs," Meikei Ieong, Erin C. Jones, Thomas Kanarsky, Zhibin Ren, Omer Dokumaci, Ronnen A. Roy, Leathen Shi, Toshiharu Furukawa,Yuan Taur, Robert J. Miller, H-S Philip Wong, Technical Digest of IEDM, Washington DC, Dec. 2001.
34. "High-performance symmetric-gate and CMOS-compatible Vt asymmetric -gate FinFET devices," Jakub Kedzierski, David M. Fried, Edward J. Nowak, Thomas Kanarsky, Jed H. Rankin, Hussein Hanafi, W. Natzle, Diane Boyd, Ying Zhang, Ronnen A. Roy, J. Newbury, Chienfan Yu, Qingyun Yang, P. Saunders, Christa P. Willets, A. Johnson, S. P. Cole, H. E. Young, N, Carpenter, D. Rakowski, Beth Ann Rainey, Peter E. Cottrell, Meikei Ieong, and H.-S. Philip Wong, Tech. Digest.of IEDM, p.437, 2001.
35. "Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling models", M. Ieong, P. Solomon, S. Laux, H.-S.P. Wong, D. Chidambarrao, Tech. Digest.of IEDM, pp. 733-736, 1998.
36. "On the Optimal Shape and Location of Silicided Source and Drain Contacts," P. Oldiges, C. Murthy, X. Wang, S. Fung, and R. Purtell, Proceeding of SISPAD 2002.
37. "Design Analysis of Thin-Body Silicide Source/Drain Devices," J. Kedzierski, M. Ieong, P. Xuan, J. Bokor, T-J King, and C. Hu, Proceeding of the 2001 IEEE International SOI Conference, Durango, Colorado, 2001.
38. "Discrete random dopant distribution effects in nanometer-scale MOSFETs" H.-S. Wong Y. Taur D. Frank Microelectronics and Reliability v 38 n 9 pp. 1447-1456 1998.
39. "Monte Carlo modeling of threshold variation due to dopant fluctuation," D. Frank, Y. Taur, M. Ieong, H.-S.P. Wong, 1999 VLSI Symposium, pp. 169-170.
40. "Quantum mechanical enhancement of the random dopant induced threshold voltage fluctuations and lowering in sub 0.1 micron MOSFETs," A. Asenov, G. Slavcheva, A. R. Brown, J. H. Davies, and S. Saini, in IEDM Tech. Dig., 1999, pp. 535-538.
41. "Modeling Line Edge Roughness Effects in Sub 100 Nanometer Gate Length Devices," Oldiges, P.; Qimghuamg Lin; Petrillo, K.; Sanchez, M.; Ieong, M.; Hargrove, M., Proceeding of the SISPAD 2000, pp. 131-134.