A 105-dB SNDR, 10 kSps multi-level second-order incremental converter with smart-DEM consuming 280 μw and 3.3-V supply

European Solid-State Circuits Conference

Volumn , Issue , 2013, Pages 371-374

  Liu, Yao ^a   Bonizzoni, Edoardo ^a   D'Amato, Alessandro ^b   Maloberti, Franco ^a  

^a UNIVERSITY OF PAVIA   (Italy)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK PERIOD; CMOS TECHNOLOGY; FIGURE OF MERITS; INPUT STAGES; MISMATCH COMPENSATION; SECOND ORDERS; SINGLE-STEP;

CMOS INTEGRATED CIRCUITS;

DIGITAL INTEGRATED CIRCUITS;

EID: 84891132389     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2013.6649150     Document Type: Conference Paper

References (8)

1. J. Markus, J. Silva, and G. C. Temes, "Theory and applications of incremental converters", IEEE Transactions on Circuits and Systems-I, vol. 51, no. 4, pp. 678-690, Apr. 2004.
2. V. Quiquempoix, P. Deval, A. Barreto, G. Bellini, J. Markus, J. Silva, and G. C. Temes, "A low-power 22-bit incremental ADC", IEEE Journal of Solid-State Circuits, vol. 41, no. 7, pp. 1562-1571, July 2006.
3. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit A/D and D/A converters using data weighted averaging", IEEE Transactions on Circuits and Systems-II, vol. 42, pp. 753-762, Dec. 1995.
4. A. Agnes, E. Bonizzoni, and F. Maloberti, "High-resolution multibit second-order incremental converter with 1. 5-V residual o-set and 94-dB SFDR", Analog Integrated Circuits and Signal Processing, Springer, vol. 72, pp. 531-539, Sept. 2012.
5. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters, New York: Wiley, 2005.
6. J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "Wideband Low-Distortion Delta-Sigma ADC Topology", IET Electronics Letters, Vol. 37, Issue 12, pp. 737-738, June 2001.
7. R. S. Assaad and J. Silva-Martinez, "The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier", IEEE Journal of Solid-State Circuits, Vol. 44, No. 9, pp. 2535-2542, Sept. 2009.
8. A. Pena-Perez, E. Bonizzoni, and F. Maloberti, "A 88-dB DR, 84-dB SNDR Very Low-Power Single Op-Amp Third-Order Modulator", IEEE Journal of Solid-State Circuits, Vol. 47, No. 9, pp. 2107-2118, Sept. 2012.