Optimized queue based communication in VLSI using a weakly ordered binary heap

Proceedings of the 17th International Conference - Mixed Design of Integrated Circuits and Systems, MIXDES 2010

Volumn , Issue , 2010, Pages 316-320

  Scholze, Stefan ^a   Henker, Stephan ^a   Partzsch, Johannes ^a   Mayr, Christian ^a   Schüffny, René ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Binary heap implementation; Timestamp routing; VLSI priority queue

Indexed keywords

BINARY HEAP; DATA STORAGE; EVENT-BASED; OPTIMISATIONS; PRIORITY QUEUE ALGORITHMS; PRIORITY QUEUES; RUNTIMES; SILICON AREA; SUBSTANTIAL REDUCTION; TIME STAMPS; TIME-STAMP; VLSI ROUTING;

ALGORITHMS; INTEGRATED CIRCUITS; OPTIMIZATION; PACKET SWITCHING; QUEUEING THEORY; STATIC RANDOM ACCESS STORAGE;

VLSI CIRCUITS;

EID: 77957268586     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. M. Ehrlich, C. Mayr, H. Eisenreich, S. Henker, A. Srowig, A. Grübl, J. Schemmel, and R. Schüffny, "wafer-scale VLSI implementations of pulse coupled neural networks," in 4. IEEE International Conference on Sensors, Circuits and Instrumentation Systems, 2007.
2. S. Philipp, J. Schemmel, and K. Meier, "A QoS network architecture to interconnect large-scale VLSI neural networks," in Proceedings of International Joint Conference on Neural Networks, 2009, pp. 2525-2532.
3. K. McLaughlin, S. Sezer, H. Blume, X. Yang, F. Kupzog, and T. Noll, "A scalable packet sorting circuit for high-speed wfq packet scheduling," IEEE Transactions on VLSI Systems, vol. 16, pp. 781-791, 2008.
4. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 712-727, 2006.
5. D. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching. MA Addison-Wesley, 1973.
6. C. Thompson, "The VLSI complexity of sorting," IEEE Transactions on Computers, vol. C-32, pp. 1171-1184, 1983.
7. E. Mumolo, G. Capello, and M. Nolich, "VHDL design of a scalable VLSI sorting device based on pipelined computation," Journal of Computing and Information Technology, vol. 12, pp. 1-14, 2004.
8. R. K. and A. Amer, "An FPGA architecture of stable-sorting on a large data volume: Application to video signals," in Proc. 41st Annual Conference on Information Sciences and Systems, 2007, pp. 431-436.
9. J. W. J. Williams, "Algorithm 232: Heapsort," Communications of the ACM, vol. 7, pp. 347-348, 1964.
10. "Standard template library," Silicon Graphics Computer Systems.