Simulation of DC and RF performance of the graphene base transistor

IEEE Transactions on Electron Devices

Volumn 61, Issue 7, 2014, Pages 2570-2576

  Venica, Stefano ^a   Driussi, Francesco ^a   Palestri, Pierpaolo ^a   Esseni, David ^a   Vaziri, Sam ^b   Selmi, Luca ^a  

^a UNIVERSITY OF UDINE   (Italy)

^b ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

Graphene; modeling; RF performance

Indexed keywords

CUTOFF FREQUENCY; DIELECTRIC MATERIALS; MODELS; TRANSISTORS;

BASE-COLLECTORS; EMITTER MATERIALS; HIGH CURRENT EFFECTS; MODEL PREDICTION; POTENTIAL PROFILES; RF PERFORMANCE; SPACE CHARGE EFFECTS; TERAHERTZ REGION;

GRAPHENE;

EID: 84903189344     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2014.2325613     Document Type: Article

References (26)

1. S. O. Koswatta, A. Valdes-Garcia, M. B. Steiner, Y.-M. Lin, and P. Avouris, "Ultimate RF performance potential of carbon electronics," IEEE Trans. Microw. Theory Techn., vol. 59, no. 10, pp. 2739-2750, Oct. 2011.
2. A. Paussa, M. Geromel, P. Palestri, M. Bresciani, D. Esseni, and L. Selmi, "Simulation of graphene nanoscale RF transistors including scattering and generation/recombination mechanisms," in IEEE IEDM Tech. Dig., Dec. 2011, pp. 11.7.1-11.7.4.
3. S. Vaziri et al., "A graphene-based hot electron transistor," Nano Lett., vol. 13, no. 4, pp. 2370-2375, 2013.
4. W. Mehr et al., "Vertical graphene base transistor," IEEE Electron Device Lett., vol. 33, no. 5, pp. 691-693, May 2012.
5. C. Zeng et al., "Vertical graphene-base hot-electron transistor," Nano Lett., vol. 13, no. 4, pp. 1435-1439, 2013.
6. F. Driussi, P. Palestri, and L. Selmi, "Modeling, simulation and design of the vertical graphene base transistor," Microelectron. Eng., vol. 109, pp. 338-341, Sep. 2013.
7. V. Di Lecce, R. Grassi, A. Gnudi, E. Gnani, S. Reggiani, and G. Baccarani, "DC and small-signal numerical simulation of graphenebase transistor for terahertz operation," in Proc. ESSDERC, 2013, p. 314.
8. M. Heiblum, "Tunneling hot electron transfer amplifiers (theta): Amplifiers operating up to the infrared," Solid-State Electron., vol. 24, no. 4, pp. 343-366, 1981. (Pubitemid 11413051)
9. L. Britnell et al., "Field-effect tunneling transistor based on vertical graphene heterostructures," Science, vol. 335, no. 6071, pp. 947-950, 2012.
10. S. B. Kumar, G. Seol, and J. Guo, "Modeling of a vertical tunneling graphene heterojunction field-effect transistor," Appl. Phys. Lett., vol. 101, no. 3, p. 033503, 2012.
11. J. S. Blakemore, "Approximations for Fermi-Dirac integrals, especially the function F1/2(?) used to describe electron density in a semiconductor," Solid-State Electron., vol. 25, no. 11, pp. 1067-1076, 1982. (Pubitemid 13460341)
12. H.-S. P. Wong and D. Akinwande, Carbon Nanotube and Graphene Device Physics. Cambridge, U.K.: Cambridge Univ. Press, 2011.
13. E. H. Nicollian and J. R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology. New York, NY, USA: Wiley, 1982.
14. S. Takagi, N. Yasuda, and A. Toriumi, "A new I-V model for stressinduced leakage current including inelastic tunneling," IEEE Trans. Electron Devices, vol. 46, no. 2, pp. 348-354, Feb. 1999.
15. J. Suñé, P. Olivo, and B. Riccó, "Quantum- mechanical modeling of accumulation layers in MOS structure," IEEE Trans. Electron Devices, vol. 39, no. 7, pp. 1732-1739, Jul. 1992.
16. Y. T. Hou, M.-F. Li, H. Y. Yu, and D. L. Kwong, "Modeling of tunneling currents through HfO2 and (HfO2)x(Al2O3)1?x gate stacks," IEEE Electron Device Lett., vol. 24, no. 2, pp. 96-98, Feb. 2003.
17. S. Spiga et al., "Experimental and simulation study of the program efficiency of HfO2 based charge trapping memories," in Proc. ESSDERC, 2010, pp. 408-411.
18. S. M. Sze, Physics of Semiconductor Devices. New York, NY, USA: Wiley, 1981.
19. P. Palestri, L. Selmi, E. Sangiorgi, and M. Pavesi, "Cathode hot electrons and anode hot holes in tunneling MOS capacitors," in Proc. ESSDERC, 2000, pp. 296-299.
20. R. G. Meyer and R. S. Muller, "Charge-control analysis of the collectorbase space-charge-region contribution to bipolar-transistor time constant ?T ," IEEE Trans. Electron Devices, vol. 34, no. 2, pp. 450-452, Feb. 1987.
21. B. Heinemann et al., "SiGe HBT technology with fT/fmax of 300 GHz/500 GHz and 2.0 ps CML gate delay," in IEEE IEDM Tech. Dig., Dec. 2010, pp. 688-691.
22. B. Geynet et al., "SiGe HBTs featuring fT-400 GHz at room temperature," in Proc. Bipolar/BiCMOS Circuits Technol. Meeting, 2008, pp. 121-124.
23. S. Lombardo, J. H. Stathis, B. P. Linder, K. L. Pey, F. Palumbo, and C. H. Tung, "Dielectric breakdown mechanisms in gate oxides," J. Appl. Phys., vol. 98, no. 12, p. 121301, 2005.
24. L. Britnell et al., "Electron tunneling through ultrathin boron nitride crystalline barriers," Nano Lett., vol. 12, no. 3, pp. 1707-1710, 2012.
25. J. Lee, L. Tao, Y. Hao, R. S. Ruoff, and D. Akinwande, "Embedded-gate graphene transistors for high-mobility detachable flexible nanoelectronics," Appl. Phys. Lett., vol. 100, no. 15, p. 152104, 2012.
26. A. Hsu, H. Wang, K. K. Kim, J. Kong, and T. Palacios, "Impact of graphene interface quality on contact resistance and RF device performance," IEEE Electron Device Lett., vol. 32, no. 8, pp. 1008-1010, Aug. 2011.