The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems

Journal of Systems Architecture

Volumn 60, Issue 1, 2014, Pages 55-78

  Herrera, Fernando ^a   Posadas, Héctor ^a   Peñil, Pablo ^a   Villar, Eugenio ^a   Ferrero, Francisco ^b   Valencia, Raúl ^b   Palermo, Gianluca ^c  

^a UNIVERSITY OF CANTABRIA   (Spain)

^b GMV   (Spain)

^c POLITECNICO DI MILANO   (Italy)

Author keywords

CBSE; DSE; Embedded systems; ESL; MARTE; MBD; MDE; UML

Indexed keywords

CBSE; DSE; ESL; MARTE; MBD; MDE; UML;

COMPUTER SIMULATION; DESIGN;

EMBEDDED SYSTEMS;

EID: 84892369897     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2013.10.003     Document Type: Article

References (81)

1. M. Holzer, Design space exploration for the development of embedded systems, Thesis Dissertation in the TU Vienna, Vienna, Austria, April 2008.
2. H. Chang, L. Cooke, M. Hunt, G. Martin, A.J. McNelly, and L. Todd Surviving the SOC Revolution: A Guide to Platform-Based Design 1999 Kluwer Academic Publishers
3. OMG, Unified Modelling Language™. Available from: < http://www.omg.org/spec/UML/ >.
4. OMG, UML Profile for MARTE: Modelling and Analysis of Real-Time Embedded Systems, Version 1.1, Dec., 2012. Available from: < http://www.omgmarte.org >.
5. T. Kempf, G. Ascheid, R. Leupers, Multiprocessor Systems on Chip, Design Space Exploration, Springer, 2011.
6. The COMPLEX project (247999), Codesign and power management in platform-based design space exploration, Last visited, 2013. Available from: < http://complex.offis.de >.
7. K. Gruettner, et al., COMPLEX - COdesign and power Management in PLatform-based design space EXploration, in: Proc. of the 15th Euromicro Conference on Digital System Design (DSD'2012), Cesme-Izmir, Turkey, 2012.
8. F. Herrera, P. Peñil, E. Villar, F. Ferrero, R.Valencia, An embedded system Modelling methodology for design space exploration, in: III Jornadas de Computacion Empotrada, I Jornadas SARTECO, 2012.
9. F. Herrera, P. Peñil, H. Posadas, E. Villar, A model-driven methodology for the development of SystemC executable environments, in: Proceedings of Forum of Design Languages, FDL'2012, 2012.
10. F. Herrera, H. Posadas, P. Peñil, E. Villar, F. Ferrero, R. Valencia, A MDD Methodology for specification of embedded systems and automatic generation of fast configurable and executable performance models, in: Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System, Synthesis, CODES+ISSS'12, 2012, pp. 529-538.
11. F. Herrera, E. Villar, A Framework for the generation from UML/MARTE Models of IP-XACT HW platform descriptions for multi-level performance estimation, in: Proceedings of the Forum of Design and Specification Languages 2011 (FDL'2011), 2011.
12. F. Herrera, P. Peñil, E. Villar, D. Calvo, Enhanced IP-XACT platform descriptions for automatic generation from UML/MARTE of fast performance models for DSE, in: 15th Euromicro Conference on Digital System Design, DSD'2012, 2012.
13. SCoPE website, 2012. Available from: < www.teisa.unican.es/scope >.
14. P. Botella, P. Sánchez, H. Posadas, Automatic Generation of SystemC SMP Models for HW/SW Co-Simulation, in: Proc. of XXV Conf. on Design of Circuits and Integrated Systems, DCIS'10, 2010.
15. H. Posadas, G. de Miguel, E. Villar, Automatic generation of modifiable platform models in SystemC for Automatic System Architecture Exploration, in: Proc. of Design of Circuits and Integrated Systems, DCIS' 2009, Zaragoza, Spain, 2009-11.
16. H. Posadas, E. Villar, Automatic Communication Modelling for early exploration of HW/SW allocation based on native co-simulation, in: Proc. of XXVI Conf. on Design of Circuits and Integrated Systems, DCIS'11, 2011.
17. J. Castillo, H. Posadas, E. Villar, M. Martínez, fast instruction cache modeling for approximate timed HW/SW co-simulation, in: 20th Great Lakes Symposium on VLSI (GLSVLSI'10), Providence, USA, 2010-05.
18. P. González, P. Sánchez, J. González, Hardware performance estimation by dynamic scheduling, in: Proc. of the Forum on specification and Design Languages 2011, Oldenburg, Germany, 2011.
19. H. Posadas, S. Real, E. Villar, M3-SCoPE: Performance Modelling of Multi-Processor Embedded Systems for fast design space exploration, in: C. Silvano, W. Fornaciari, E. Villar (Eds.), Multi-objective Design Space Exploration of Multiprocessor SoC Architectures: the MULTICUBE Approach, Springer, 2011.
20. Multicube Explorer site. Available from: < http://home.dei.polimi.it/ zaccaria/multicube-explorer-v1/Home.html >.
21. E. Piel, R.B. Atitallah, P. Marquet, S.Meftali, S. Niar, A. Etien, J.L.Dekeyser, P. Boulet, Gaspard2: from MARTE to SystemC Simulation, in: Proceedings of the Design, Automation and Test in Europe (DATE'08), Munich, Germany, 2008.
22. J.L. Dekeyser, A. Gamatié, A. Etien, R.B.Atitallah, P. Boulet, Using the UML Profile for MARTE to MPSoC Co-Design, in: First International Conference on Embedded Systems & Critical Applications (ICESCA'08), Tunis, Tunisia, 2008.
23. J. Vidal, F. de Lamotte, G. Gogniat, P. Soulard, J.P. Diguet, A Code-design approach for Embedded System Modelling and code generation with UML and MARTE, in: Proceedings of Design Automation and Test in Europe, (DATE'09), Dresden, 2009.
24. P. Peñil, H. Posadas, A. Nicolas, E. Villar, Automatic synthesis from UML/MARTE models using channel semantics, in: Proc. of 5th International Workshop on Model Based Architecting and Construction of Embedded System ACES-MB workshop, Models, Innsbruck, Austria, 2012.
25. T. Robert, V. Perrier, COFLUENT Methodology for UML: UML SysML MARTE Flow for CoFluent Studio, White paper, 2012. Available from: .
26. A.W. Liehr, H.S. Rolfs, K.J. Buchenrieder, U. Nageldinger, Generating MARTE allocation models from activity threads, in: Languages for Embedded Systems and their Applications, Lecture Notes in Electrical Engineering, vol. 39, 2009, pp. 43-56 (Part I).
27. M. Mura, L.G. Murillo, M. Prevostini, Model-based design space exploration for RTES with SysML and MARTE, in: Proceedings of the Forum on Specification and Design Languages 2008, FDL'2008. Stuttgart, Germany, 2008.
28. S. Kent, Model driven engineering, in: Proceedings of the Third International Conference on Integrated Formal Methods, ser. IFM '02, London, UK, Springer-Verlag, 2002, pp. 286-298.
29. K. Yamashita, Possibility of ESL: a software centric system design for multicore SoC in the upstream phase, in: Proceedings of the Asian Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan, 2010, pp. 805-808.
30. C. Szyperski, Component Software: Beyond Object-Oriented Programming, second ed., Addison-Wesley Professional, 2002.
31. Panunzio M. Vardanega, Tullio, On Component-based development and high-integrity real-time systems, in: Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, ERTCŚ09, Beijing, China, 2009.
32. M. Panunzio, Vardanega Tullio, A component model for on-board software applications, in: Proc. of the 36th Euromicro Conf. on Software Engineering and Advanced Applications (SEAA), Lille, France, 2010.
33. A. Bakshi, V.K. Prasanna, A. Ledeczi, MILAN: a Model Based integrated simulation framework for design of embedded systems, in: Proceeding LCTES '01 Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, 2001, pp 82-93.
34. A. Ledeczi, M. Maroti, A. Bakay, G. Karsai, J. Garrett, C. Thomason, G. Nordstrom, J. Sprinkle, P. Volgyesi, The generic modeling environment, in: Workshop on Intelligent Signal Processing, vol. 17, Budapest, Hungary, 2001.
35. S. Neema, J. Sztipanovits, G. Karsai, K. Butts, Constraint-based Design-Space exploration and model synthesis, in: R. Alur, I. Lee (Eds.), Embedded Software, Volume 2855 of Lecture Notes in Computer Science, Berlin, Heidelberg: Springer, Berlin/Heidelberg, 2003, pp. 290-305 (Chapter 19).
36. T. Kangas et al. UML-based multiprocessor SoC design framework Journal ACM Transactions on Embedded Computing Systems (TECS) 5 2 May 2006 281 320
37. B. Schatz, F. Holzl, T. Lundkvist, Design-space exploration through constraintbased model-transformation, in: Engineering of Computer Based Systems (ECBS), 2010 17th IEEE International Conference and Workshops on, IEEE, 2010, pp. 173-182 (ISBN 978-1-4244-6537-8).
38. F.A. Nascimento, M.F.S. Oliveira, F.R. Wagner, A Model-driven engineering framework for embedded systems design, in: Innovations in Systems and Software Engineering 8(1), 2012.
39. T. Saxena, G. Karsai, A meta-framework for design space exploration, in: Engineering of Computer Based Systems (ECBS), 2011 18th IEEE International Conference and Workshops on. IEEE, 2011, pp. 71-80. ISBN 978-1-4577-0065-1.
40. T. Saxena, G. Karsai, Mde-based approach for generalizing design space exploration, Model Driven Engineering Languages and Systems Lecture Notes in Computer Science 6394 (2010) 46-60.
41. MiniZinc website, Last visited 2013. Available from: < http://www.minizinc.org/ >.
42. J. Ou, V.K. Prasanna, MATLAB/Simulink Based Hardware/Software Co-Simulation for Designing Using FPGA Configured Soft Processors, International Parallel and Distributed Processing, Symposium (IPDPS'05).
43. S. Künzli, A. Hamann, R. Ernst, L. Thiele, Combined approach to system level performance analysis of embedded systems, in: Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2007 5th IEEE/ACM/IFIP International Conference on, vol., no., pp. 63,68, Sept. 30 2007-Oct. 3 2007.
44. S. Perathoner, K. Lampka, L. Thiele, Composing heterogeneous components for system-wide performance analysis, in: Proceedings of the Design Automation and Test (DATÉ11) Conference, Grenoble, France, 2011.
45. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst System level performance analysis - the SymTA/s approach Computers and Digital Techniques, IEE Proceedings 152 2 2005 148 166 (Pubitemid 40718622)
46. J. Kreku, K. Tiensyrjä, System exploration, in: D. Soudris, A. Jantsch (Eds.), Scalable Multi-core Architectures: Design Methodologies and Tools, Springer, 2012.
47. J. Kreku, K. Tiensyrjä, G. Vanmeerbeeck, Automatic workload generation for system-level exploration based on modified GCC compiler, in: Proceedings of the Design Automation and Test in Europe (DATÉ10). Dresden, Germany, 2010.
48. S. Jaddoe, M. Thompson, A.D. Pimentel, Signature-based calibration of analytical performance models for system-level design space exploration, in: P. Stenström (Ed.), Transactions on High-Performance Embedded Architectures and Compilers IV, Springer-Verlag, 2011.
49. L. Benini, et al., MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of Signal Processing Systems, 2005.
50. F. Bellard, QEMU, a Fast and Portable Dynamic Translator, USENIX 2005 Annual Technical Conference, 2005.
51. M. Streubühr, R. Rosales, R. Hasholzner, C. Haubelt, J. Teich, ESL power and performance estimation for heterogeneous MPSoCs using SystemC, in: Proc. of Forum of specification and Design Languages (FDĹ11), Oldenburg, Germany, 2011.
52. A.D. Pimentel, The Artemis workbench for system-level performance evaluation of embedded systems, International Journal of Embedded Systems, 3(3), 2008.
53. R. Plyaskin, A. Masrur, M. Geier, S. Chakraborty, A. Herkersdorf, High-level timing analysis of concurrent applications on MPSoC platforms using memory-aware trace-driven simulations, in: Proceedings of International Conference on VLSI and System-on-Chip, IEEE, 2010.
54. R. Leupers, G. Martin, R. Plyaskin, A. Herkersdorf, F. Schirrmeister, T. Kogel, M. Vaupel, Virtual Platforms: Breaking new grounds, in: Proceedings of the Design Automation and Test in Europe (DATÉ12), Grenoble, France, 2012.
55. J. Schnerr, O. Bringmann, A. Viehl, W. Rosenstiel, High-performance timing simulation of embedded software, in: Proceedings of the Design Automation Conference (DAĆ08), Anaheim, CA, USA, 2008.
56. H. Shen, M.-M. Hamayun, F. Pétrot, Native Simulation of MPSoC using Hardware-Assisted Virtualization, in: IEEE Trans. on Computer-Aided design of Integrated Circuits and Systems, V. 31, N.7, 2012.
57. Z. Wang, J. Henkel, HyCoS: hybrid compiled simulation of embedded software with target dependent code, in: Proc. of 8th IEEE/ACM/IFIP Int. Con. on HW/SW Codesign and System, Synthesis CODES-ISSŚ12, 2012, pp. 133-142.
58. R. Wilhelm, et al., The worst-case execution-time problem overview of methods and survey of tools, in: ACM Transactions on Embedded, Computer Systems, vol. 7(3), 2008, pp. 36:1-36:53.
59. S. Stuijk, Predictable mapping of streaming applications on multiprocessors, Phd thesis, 2007.
60. A. Bonfietti, M. Lombardi, M. Milano, L. Benini, Throughput constraint for synchronous data flow graphs, in: Proc. of the 6th International Conference on Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems (CPAIOŔ09), Berlin, Germany, 2009, pp. 26-40.
61. A. Kumar, T. Srikanthan, Accelerating throughput-aware run-time mapping for heterogeneous MPSoCs, in: ACM Transactions on Design Automation of Electronic Systems (TODAES), 2012.
62. S. Stuijk, M. Geilen, T. Basten, A predictable multiprocessor design flow for streaming applications with dynamic behaviour, in: Proc. of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD '10, Lille, France, 2010, pp. 548-555.
63. A. Pimentel, C. Erbas, and S. Polstra A systematic approach to exploring embedded system architectures at multiple abstraction levels Computers, IEEE Transactions on Computers 55 2 2006 99 112
64. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, E. Deprettere, Daedalus: toward composable multimedia MP-SoC design, in: DAC '08: Proceedings of the 45th annual Design Automation Conference, ACM, New York, NY, USA, 2008, pp. 574-579.
65. C. Silvano, et al., Multicube: Multi-objective design space exploration of multi-core architectures, in: VLSI (ISVLSI), 2010 IEEE Computer Society Annual Symposium on, 2010, pp. 488-493.
66. Z.J. Jia, A.D. Pimentel, M. Thompson, T. Bautista, A. Nuñez-, NASA: A generic infrastructure for system-level MP-SoC design space exploration, in: Embedded Systems for Real-Time Multimedia (ESTIMedia), 2010 8th IEEE Workshop on, vol., no., pp. 41,50, 28-29, 2010.
67. D. Sheldon, F. Vahid, S. Lonardi, Soft-core processor customization using the design of experiments paradigm, in: Proceedings of Design Automation and Test in Europe, DATE, 2007, Nice, France, 2007, pp. 821-826. (Pubitemid 47334059)
68. Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria, Discrete Particle Swarm Optimization for Multi-objective Design Space Exploration, in: Euromicro Proceedings of DSD'08 - Conference on Digital System Design, Parma, Italy, 2008, pp. 641-644.
69. K. Deb, S. Agrawal, A. Pratab, T. Meyarivan, A fast and elitist multiobjective genetic algorithm: NSGA-II in Evolutionary Computation, IEEE Transactions on 6(2) (2000) 849-858.
70. Qingfu Zhang; Hui Li, MOEA/D: a multiobjective evolutionary algorithm based on decomposition, Evolutionary Computation, IEEE Transactions on, 11(6) (2007) 712,731. (Pubitemid 350187486)
71. Giovanni. Mariani, Gianluca. Palermo, Cristina. Silvano, and Vittorio. Zaccaria OSCAR: an Optimization Methodology Exploiting Spatial Correlation in Multi-core Design Spaces IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 21 5 May 2012 740 753
72. Gianluca. Palermo, Cristina. Silvano, and Vittorio. Zaccaria ReSPIR: a response surface-based pareto iterative refinement for application-specific design space exploration IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28 12 December 2009 1816 1829
73. Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria, An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods, in: Proceedings of IEEE IC-SAMOS'08 - International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation, Samos, Greece, 2008, pp. 150-157.
74. ETSI/EN, ETSI/EN 301 245, Digital cellular telecommunications system (phase 2); enhanced full rate (EFR) speech transcoding, 1998a. Available from: < http://www.etsi.com >.
75. Eclipse Modelling Framework. Available from: < http://www.eclipse.org/ modeling/emf/ >.
76. Acceleo. Available from: < http://www.eclipse.org/acceleo/ >.
77. Papyrus MDT. Available from: < http://www.eclipse.org/modeling/mdt/ papyrus/ >.
78. ESTECO. Available from: < http://www.esteco.com/home/mode-frontier/ Optimization/DOE.html >.
79. PHARAON project. Available from: < http://cordis.europa.eu/projects/ rcn/99825-en.html >.
80. E. Alana, F. Ferrero, A.I. Rodriguez, R. Valencia, E. Conquet, J. Puente, J. Zamorano, F. Herrera, R. Varona, Component-based technologies for HW/SW co-design, in: Embedded Real Time Software and Systems- ERTS2, Toulouse, France, 2012.
81. K.I. Smith, R.M. Everson, J.E. Fieldsend, C. Murphy, and R. Misra Dominance-based multiobjective simulated annealing IEEE Transactions on Evolutionary Computation 12 3 Jun. 2008 323 342