메뉴 건너뛰기




Volumn 5547 LNCS, Issue , 2009, Pages 26-40

Throughput constraint for synchronous data flow graphs

Author keywords

[No Author keywords available]

Indexed keywords

DATAFLOW; EMBEDDED APPLICATION; FALSE NEGATIVES; MAPPING PROBLEM; MULTI CORE; MULTICORE ARCHITECTURES; NON-TRIVIAL; STREAM PROGRAMMING; SYNCHRONOUS DATAFLOW GRAPHS; THROUGHPUT CONSTRAINTS; WIRELESS COMMUNICATIONS;

EID: 69849103567     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-01929-6_4     Document Type: Conference Paper
Times cited : (20)

References (20)
  • 3
    • 49549094324 scopus 로고    scopus 로고
    • Embedded Processing at the Heart of Life and Style
    • Muller, M.: Embedded Processing at the Heart of Life and Style. In: IEEE ISSCC 2008, pp. 32-37 (2008)
    • (2008) IEEE ISSCC 2008 , pp. 32-37
    • Muller, M.1
  • 4
    • 34347373679 scopus 로고    scopus 로고
    • Roundtable: Envisioning the Future for Multiprocessor SoC.
    • Jerraya, A., et al.: Roundtable: Envisioning the Future for Multiprocessor SoC. IEEE Design & Test of Computers 24(2), 174-183 (2007)
    • (2007) IEEE Design & Test of Computers , vol.24 , Issue.2 , pp. 174-183
    • Jerraya, A.1
  • 5
    • 31344457004 scopus 로고    scopus 로고
    • Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor
    • Pham, D., et al.: Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits 41(1), 179-196 (1996)
    • (1996) IEEE Journal of Solid-State Circuits , vol.41 , Issue.1 , pp. 179-196
    • Pham, D.1
  • 6
    • 46649121700 scopus 로고    scopus 로고
    • Nomadik: A mobile multimedia application processor platform
    • Paganini, M.: Nomadik: A Mobile Multimedia Application Processor Platform. In: IEEE ASP-DAC 2007, pp. 749-750 (2007)
    • (2007) IEEE ASP-DAC 2007 , pp. 749-750
    • Paganini, M.1
  • 7
    • 49549108733 scopus 로고    scopus 로고
    • TILE64 processor: A 64-Core SoC with mesh interconnect
    • Bell, S., et al.: TILE64 Processor: A 64-Core SoC with Mesh Interconnect. In: ISSCC 2008, pp. 88-598 (2008)
    • (2008) ISSCC 2008 , pp. 88-598
    • Bell, S.1
  • 10
    • 0023138886 scopus 로고
    • Static scheduling of synchronous data flow programs for digital signal processing
    • Feburary
    • Lee, E.A., Messerschmitt, D.C.: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. on Computers (Feburary 1987)
    • (1987) IEEE Trans. on Computers
    • Lee, E.A.1    Messerschmitt, D.C.2
  • 11
    • 0031099618 scopus 로고    scopus 로고
    • Determining the order of processor transactions in statically scheduled multiprocessors
    • Sriram, S., Lee, E.: Determining the order of processor transactions in statically scheduled multiprocessors. Journal of VLSI Signal Processing 15, 207-220 (1996)
    • (1996) Journal of VLSI Signal Processing , vol.15 , pp. 207-220
    • Sriram, S.1    Lee, E.2
  • 12
    • 24944492252 scopus 로고    scopus 로고
    • Multiprocessor resource allocation for hard-real time streaming with a dynamic job-mix
    • Moreira, O., Mol, J.D., Bekooij, M., van Meerbergen, J.: Multiprocessor Resource Allocation for Hard-Real Time Streaming with a Dynamic Job-Mix. In: IEEE RTAS 2005, pp. 332-341 (2005)
    • (2005) IEEE RTAS 2005 , pp. 332-341
    • Moreira, O.1    Mol, J.D.2    Bekooij, M.3    Van Meerbergen, J.4
  • 13
    • 34547357400 scopus 로고    scopus 로고
    • Multiprocessor resource allocation for throughput-constrained synchronous data flow graphs
    • Geilen, M., Stuijk, S., Basten, T., Corporaal, H.: Multiprocessor resource allocation for throughput-constrained synchronous data flow graphs. In: DAC 2007 (2007)
    • (2007) DAC 2007
    • Geilen, M.1    Stuijk, S.2    Basten, T.3    Corporaal, H.4
  • 15
    • 0029505586 scopus 로고
    • Determining the Minimum Iteration Period of an Algorithm
    • Ito, K., Parhi, K.K.: Determining the Minimum Iteration Period of an Algorithm. VLSI Signal Processing 11(3), 229-244 (1995)
    • (1995) VLSI Signal Processing , vol.11 , Issue.3 , pp. 229-244
    • Ito, K.1    Parhi, K.K.2
  • 16
    • 0032182590 scopus 로고    scopus 로고
    • Faster maximum and minimum mean cycle algorithms for system-performance analysis
    • Dasdan, A., Gupta, R.K.: Faster maximum and minimum mean cycle algorithms for system-performance analysis. IEEE Trans. on CAD of Integrated Circuits and Systems 17(10), 889-899 (1998)
    • (1998) IEEE Trans. on CAD of Integrated Circuits and Systems , vol.17 , Issue.10 , pp. 889-899
    • Dasdan, A.1    Gupta, R.K.2
  • 18
    • 22944444506 scopus 로고    scopus 로고
    • Parallelism and the ARM instruction set architecture
    • Goodacre, J., Sloss, A.N.: Parallelism and the ARM instruction set architecture. Computer 38(7), 42-50 (2005)
    • (2005) Computer , vol.38 , Issue.7 , pp. 42-50
    • Goodacre, J.1    Sloss, A.N.2
  • 19
    • 0032000244 scopus 로고    scopus 로고
    • An exact constraint logic programming algorithm for the travelling salesman problem with time windows
    • Pesant, G., Gendreau, M., Potvin, J.-Y., Rousseau, J.M.: An exact constraint logic programming algorithm for the travelling salesman problem with time windows. Transportation Science 32, 12-29 (1998)
    • (1998) Transportation Science , vol.32 , pp. 12-29
    • Pesant, G.1    Gendreau, M.2    Potvin, J.-Y.3    Rousseau, J.M.4
  • 20
    • 34848844128 scopus 로고    scopus 로고
    • From precedence constraint posting to partial order schedules: A csp approach to robust scheduling
    • Policella, N., Cesta, A., Oddi, A., Smith, S.F.: From precedence constraint posting to partial order schedules: a csp approach to robust scheduling. AI Commun. 20(3), 163-180 (2007)
    • (2007) AI Commun , vol.20 , Issue.3 , pp. 163-180
    • Policella, N.1    Cesta, A.2    Oddi, A.3    Smith, S.F.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.