-
3
-
-
49549094324
-
Embedded Processing at the Heart of Life and Style
-
Muller, M.: Embedded Processing at the Heart of Life and Style. In: IEEE ISSCC 2008, pp. 32-37 (2008)
-
(2008)
IEEE ISSCC 2008
, pp. 32-37
-
-
Muller, M.1
-
4
-
-
34347373679
-
Roundtable: Envisioning the Future for Multiprocessor SoC.
-
Jerraya, A., et al.: Roundtable: Envisioning the Future for Multiprocessor SoC. IEEE Design & Test of Computers 24(2), 174-183 (2007)
-
(2007)
IEEE Design & Test of Computers
, vol.24
, Issue.2
, pp. 174-183
-
-
Jerraya, A.1
-
5
-
-
31344457004
-
Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor
-
Pham, D., et al.: Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits 41(1), 179-196 (1996)
-
(1996)
IEEE Journal of Solid-State Circuits
, vol.41
, Issue.1
, pp. 179-196
-
-
Pham, D.1
-
6
-
-
46649121700
-
Nomadik: A mobile multimedia application processor platform
-
Paganini, M.: Nomadik: A Mobile Multimedia Application Processor Platform. In: IEEE ASP-DAC 2007, pp. 749-750 (2007)
-
(2007)
IEEE ASP-DAC 2007
, pp. 749-750
-
-
Paganini, M.1
-
7
-
-
49549108733
-
TILE64 processor: A 64-Core SoC with mesh interconnect
-
Bell, S., et al.: TILE64 Processor: A 64-Core SoC with Mesh Interconnect. In: ISSCC 2008, pp. 88-598 (2008)
-
(2008)
ISSCC 2008
, pp. 88-598
-
-
Bell, S.1
-
8
-
-
0003983220
-
-
Kluwer Academic Publishers, Dordrecht
-
Lee, A., Bhattacharyya, S.S., Murthy, K.: Software synthesis from data flow graphs. Kluwer Academic Publishers, Dordrecht (1996)
-
(1996)
Software Synthesis from Data Flow Graphs
-
-
Lee, A.1
Bhattacharyya, S.S.2
Murthy, K.3
-
9
-
-
34250840553
-
Data Flow analysis for real-time embedded multiprocessor system design
-
Springer, Heidelberg
-
Moreira, O., Poplavko, P., Pastrnak, M., Mesman, B., Mol, J.D., Stuijk, S., Gheoghita, V., Bekooij, M., Hoes, R., van Meerbergen, J.: Data Flow analysis for real-time embedded multiprocessor system design. In: Dynamic and robust streaming in and between connected consumer-electronic devices. Springer, Heidelberg (2005)
-
(2005)
Dynamic and Robust Streaming in and between Connected Consumer-electronic Devices
-
-
Moreira, O.1
Poplavko, P.2
Pastrnak, M.3
Mesman, B.4
Mol, J.D.5
Stuijk, S.6
Gheoghita, V.7
Bekooij, M.8
Hoes, R.9
Van Meerbergen, J.10
-
10
-
-
0023138886
-
Static scheduling of synchronous data flow programs for digital signal processing
-
Feburary
-
Lee, E.A., Messerschmitt, D.C.: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. on Computers (Feburary 1987)
-
(1987)
IEEE Trans. on Computers
-
-
Lee, E.A.1
Messerschmitt, D.C.2
-
11
-
-
0031099618
-
Determining the order of processor transactions in statically scheduled multiprocessors
-
Sriram, S., Lee, E.: Determining the order of processor transactions in statically scheduled multiprocessors. Journal of VLSI Signal Processing 15, 207-220 (1996)
-
(1996)
Journal of VLSI Signal Processing
, vol.15
, pp. 207-220
-
-
Sriram, S.1
Lee, E.2
-
12
-
-
24944492252
-
Multiprocessor resource allocation for hard-real time streaming with a dynamic job-mix
-
Moreira, O., Mol, J.D., Bekooij, M., van Meerbergen, J.: Multiprocessor Resource Allocation for Hard-Real Time Streaming with a Dynamic Job-Mix. In: IEEE RTAS 2005, pp. 332-341 (2005)
-
(2005)
IEEE RTAS 2005
, pp. 332-341
-
-
Moreira, O.1
Mol, J.D.2
Bekooij, M.3
Van Meerbergen, J.4
-
13
-
-
34547357400
-
Multiprocessor resource allocation for throughput-constrained synchronous data flow graphs
-
Geilen, M., Stuijk, S., Basten, T., Corporaal, H.: Multiprocessor resource allocation for throughput-constrained synchronous data flow graphs. In: DAC 2007 (2007)
-
(2007)
DAC 2007
-
-
Geilen, M.1
Stuijk, S.2
Basten, T.3
Corporaal, H.4
-
14
-
-
69849085377
-
Throughput analysis of synchronous data flow graphs
-
Stuijk, S., Basten, T., Moonen, A., Bekooij, M., Theelen, B., Mousavi, M., Ghamarian, A., Geilen, M.: Throughput analysis of synchronous data flow graphs. Application of Concurrency to System Design (2006)
-
(2006)
Application of Concurrency to System Design
-
-
Stuijk, S.1
Basten, T.2
Moonen, A.3
Bekooij, M.4
Theelen, B.5
Mousavi, M.6
Ghamarian, A.7
Geilen, M.8
-
15
-
-
0029505586
-
Determining the Minimum Iteration Period of an Algorithm
-
Ito, K., Parhi, K.K.: Determining the Minimum Iteration Period of an Algorithm. VLSI Signal Processing 11(3), 229-244 (1995)
-
(1995)
VLSI Signal Processing
, vol.11
, Issue.3
, pp. 229-244
-
-
Ito, K.1
Parhi, K.K.2
-
16
-
-
0032182590
-
Faster maximum and minimum mean cycle algorithms for system-performance analysis
-
Dasdan, A., Gupta, R.K.: Faster maximum and minimum mean cycle algorithms for system-performance analysis. IEEE Trans. on CAD of Integrated Circuits and Systems 17(10), 889-899 (1998)
-
(1998)
IEEE Trans. on CAD of Integrated Circuits and Systems
, vol.17
, Issue.10
, pp. 889-899
-
-
Dasdan, A.1
Gupta, R.K.2
-
17
-
-
45149132825
-
Sdf : SSdf for free
-
Stuijk, S., Geilen, M., Basten, T.: Sdf : sdf for free. In: Acsd 2006, pp. 276-278 (2006)
-
(2006)
Acsd 2006
, pp. 276-278
-
-
Stuijk, S.1
Geilen, M.2
Basten, T.3
-
18
-
-
22944444506
-
Parallelism and the ARM instruction set architecture
-
Goodacre, J., Sloss, A.N.: Parallelism and the ARM instruction set architecture. Computer 38(7), 42-50 (2005)
-
(2005)
Computer
, vol.38
, Issue.7
, pp. 42-50
-
-
Goodacre, J.1
Sloss, A.N.2
-
19
-
-
0032000244
-
An exact constraint logic programming algorithm for the travelling salesman problem with time windows
-
Pesant, G., Gendreau, M., Potvin, J.-Y., Rousseau, J.M.: An exact constraint logic programming algorithm for the travelling salesman problem with time windows. Transportation Science 32, 12-29 (1998)
-
(1998)
Transportation Science
, vol.32
, pp. 12-29
-
-
Pesant, G.1
Gendreau, M.2
Potvin, J.-Y.3
Rousseau, J.M.4
-
20
-
-
34848844128
-
From precedence constraint posting to partial order schedules: A csp approach to robust scheduling
-
Policella, N., Cesta, A., Oddi, A., Smith, S.F.: From precedence constraint posting to partial order schedules: a csp approach to robust scheduling. AI Commun. 20(3), 163-180 (2007)
-
(2007)
AI Commun
, vol.20
, Issue.3
, pp. 163-180
-
-
Policella, N.1
Cesta, A.2
Oddi, A.3
Smith, S.F.4
|