A MDD methodology for specification of embedded systems and automatic generation of fast configurable and executable performance models

CODES+ISSS'12 - Proceedings of the 10th ACM International Conference on Hardware/Software-Codesign and System Synthesis, Co-located with ESWEEK

Volumn , Issue , 2012, Pages 529-538

  Herrera, Fernando ^a   Posadas, Hector ^a   Peñil, Pablo ^a   Villar, Eugenio ^a   Ferrero, Francisco ^b   Valencia, Raúl ^b  

^a UNIVERSITY OF CANTABRIA   (Spain)

^b GMV   (Spain)

Author keywords

Component based design (CBD); Design Space Exploration (DSE); Electronic system level (ESL); MARTE; Model Driven Development (MDD); SystemC; UML

Indexed keywords

COMPONENT BASED DESIGN; DESIGN SPACE EXPLORATION; ELECTRONIC SYSTEM LEVEL; MARTE; MODEL-DRIVEN DEVELOPMENT; SYSTEMC; UML;

EMBEDDED SYSTEMS; HARDWARE;

COMPUTER SIMULATION;

EID: 84869044828     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2380445.2380527     Document Type: Conference Paper

References (11)

1. The COMPLEX project (247999), "Codesign and power management in platform-based design space exploration," http://complex.offis.de.
2. E. Alana, F. Ferrero, A. I. Rodriguez, R. Valencia, E. Conquet, J. Puente, J. Zamorano, F. Herrera, and R. Varona, "Component-based technologies for HW/SW co-design," in Embedded Real Time Software and Systems- ERTS2. Toulouse. France, February 2012.
3. F.Herrera, P. Peñil, E. Villar, F. Ferrero, and R.Valencia, "An embedded system modeling methodology for design space exploration," in III Jornadas de Computacion Empotrada, I Jornadas SARTECO, Oct 2012.
4. F.Herrera, P. Peñil, H. Posadas, and E. Villar, "A modeldriven methodology for the development of SystemC executable environments," in Proceedings of Forum of Design Languages, FDL'2012, Sept 2012.
5. F.Herrera, P. Peñil, E. Villar, and D. Calvo, "Enhanced ipxact platform descriptions for automatic generation from UML/MARTE of fast performance models for DSE," in 15th Euromicro Conference on Digital System Design, DSD'2012, Sept 2012.
6. H. Posadas, S. Real, E. Villar: "M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration", in C. Silvano, W. Fornaciari & E. Villar (Eds.): "Multi-objective Design Space Exploration of Multiprocessor SoC Architectures: the MULTICUBE Approach", Springer, 2011.
7. P. Botella, P. Sánchez and H. Posadas: "Automatic Generation of SystemC SMP Models for HW/SW Co-Simulation". In proc. of XXV Conf. on Design of Circuits and Integrated Systems, DCIS'10, 2010.
8. H. Posadas, G. de Miguel, E. Villar: "Automatic generation of modifiable platform models in SystemC for Automatic System Architecture Exploration ", In Proc. of Design of Circuits and Integrated Systems, DCIS' 2009, Zaragoza, Spain. 2009-11.
9. M. Becker, T. Xie, W. Mueller, G. Di Guglielmo, G. Pravadelli and F. Fummi: "RTOS-Aware Refinement for TLM2.0-Based HW/SW Designs", in proc. of DATE'10, IEEE, 2010.
10. G. Palermo, C. Silvano, and V. Zaccaria, "Respir: a response surface-based Pareto iterative refinement for applicationspecific design space exploration," Trans. Comp.-Aided Des. Integ. Cir. Sys., vol. 28, no. 12, pp. 1816-1829, Dec. 2009. Available in http://dx.doi.org/10.1109/TCAD.2009. 2028681.
11. P. González, P. Sánchez, J. González. "Hardware Performance Estimation by Dynamic Scheduling". In Proc. Of FDL'2011. Sept., 2011.