The Artemis workbench for system-level performance evaluation of embedded systems

International Journal of Embedded Systems

Volumn 3, Issue 3, 2008, Pages 181-196

  Pimentel, Andy D ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

Design space exploration; Model calibration; Model refinement; Performance evaluation; System level modelling and simulation

Indexed keywords

MULTIMEDIA SYSTEMS; SYSTEMS ANALYSIS;

DESIGN SPACE EXPLORATION; MODEL CALIBRATION; MODEL REFINEMENT; PERFORMANCE EVALUATION; SYSTEM-LEVEL MODELLING;

EMBEDDED SYSTEMS;

EID: 52249105354     PISSN: 17411068     EISSN: 17411076     Source Type: Journal    
DOI: 10.1504/IJES.2008.020299     Document Type: Article

References (60)

1. Abdi, S., Shin, D. and Gajski, D. (2003) 'Automatic communication refinement for system level design', Proc. Design Automation Conference (DAC), June, pp.300-305.
2. Balarin, F., Sentovich, E., Chiodo, M., Giusto, P., Hsieh, H., Tabbara, B., Jurecska, A., Lavagno, L., Passerone, C., Suzuki, K. and Sangiovanni-Vincentelli, A. (1997) Hardware-Software Co-Design of Embedded Systems - The POLIS Approach, Kluwer Academic Publishers.
3. Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., Passerone, C. and Sangiovanni-Vincentelli, A. (2003) 'Metropolis: An integrated electronic system design environment', IEEE Computer, Vol. 36, No. 4, April.
4. Benini, L. and de Micheli, G. (2002) 'Networks on chips: A new SoC paradigm', IEEE Computer, Vol. 35, No. 1, January, pp.70-80.
5. Brooks, D., Tiwari, V. and Martonosi, M. (2000) 'Wattch: A framework for architectural-level power analysis and optimizations', Proc. Int. Symposium on Computer Architecture (ISCA), June.
6. Brunel, J.Y., de Kock, E.A., Kruijtzer, W.M., Kenter, H.J.H.N. and Smits, W.J.M. (1999) 'Communication refinement in video systems on chip', Proc. Int. Workshop on Hardware/Software C'odesign (CODES), May, pp.142-146.
7. Buck, J.T. (1994) 'Static scheduling and code generation from dynamic dataflow graphs with integer valued control streams', Proc. Asilomar Conference on Signals, Systems, and Computers, October.
8. Buck, J.T., Ha, S., Lee, E.A. and Messerschmitt, D.G. (1994) 'Ptolemy: A framework for simulating and prototyping heterogeneous systems', Int. Journal of Computer Simulation, Vol. 4, April, pp.155-182.
9. Cai, L. and Gajski, D. (2003) 'Transaction level modeling: An overview', Proc. Int. Conference on HW/SW Codesign and System Synthesis (CODES-ISSS), October, pp.19-24.
10. Coffland, J.E. and Pimentel, A.D. (2003) 'A software frame work for efficient system-level performance evaluation of embedded systems', Proc. ACM Symp. on Applied Computing (SAC), pp.666-671, March. http://sesamesim.sourceforge.net/
11. de Kock, E.A., Essink, G., Smits, W.J.M., van der Wolf, P., Brunei, J.Y., Kruijtzer, W.M., Lieverse, P. and Vissers, K.A. (2000) 'Yapi: application modeling for signal processing systems', Proc. Design Automation Conference (DAC), June, pp.402-405.
12. DeBardelaben, J., Madisetti, V. and Gadient, A. (1997) 'Incorporating cost modeling into embedded-system design', IEEE Design and Test of Computers, September, Vol. 14, No. 3.
13. Deprettere, E.F., Rijpkema, E. and Kienhuis, B. (2002) 'Translating imperative affine nested loop programs to process networks', in Deprettere, E.F., Teich, J. and Vassiliadis, S. (Eds.): Embedded Processor Design Challenges, Springer, LNCS 2268, pp.89-111.
14. Erbas, C., Erbas, S.C. and Pimentel, A.D. (2003) 'A multi-objective optimization model for exploring multiprocessor mappings of process networks', Proc. Int. Conference on HW/SW Codesign and System Synthesis (CODES-ISSS), October, pp.182-187.
15. Erbas, C. and Pimentel, A.D. (2003) 'Utilizing synthesis methods in accurate system-level exploration of heterogeneous embedded systems', Proc. IEEE Workshop on Signal Processing Systems (SiPS), August, pp.310-315.
16. Erbas, C., Polstra, S. and Pimentel, A.D. (2003) 'IDF models for trace transformations: A case study in computational refinement', Proc. Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), July, pp.178-187.
17. Gao, G.R., Govindarajan, R. and Panangaden, P. (1992) 'Well-behaved dataflow programs for DSP computation', Proc. Int. Conference on Acoustics, Speech, and Signal Processing (ICASSP), March, pp.561-564.
18. Grötker, T., Liao, S., Martin, G. and Swan, S. (2002) System Design with SystemC, Kluwer Academic Publishers, The Netherlands.
19. Hoare, C.A.R. (1978) 'Communicating sequential processes', Communications of the ACM, Vol. 21, No. 8, August.
20. Kahn, G. (1974) 'The semantics of a simple language for parallel programming', Proc. IFIP Congress 74.
21. Keutzer, K., Malik, S., Newton, A., Rabaey, J. and Sangiovanni-Vincentelli, A. (2000) 'System level design: orthog-onalization of concerns and platform-based design', IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, December.
22. Kienhuis, B., Deprettere, E.F. Vissers, K.A. and van der Wolf, P. (1997) 'An approach for quantitative analysis of application-specific dataflow architectures', Proc. Int. Conference on Application-Specific Systems, Architectures and Processors (ASAP), July.
23. Kogel, T., Wieferink, A., Leupers, R., Ascheid, G., Meyr, H., Bussaglia, D. and Ariyamparambath, M. (2003) 'Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs', Proc. Int. workshop on Systems, Architectures, Modeling and Simulation (SAMOS), pp.138-148.
24. Kuzmanov, G., Gaydadjiev, G.N. and Vassiliadis, S. (2004) 'The virtex II Pro™ MOLEN processor', Proc. Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), July, pp.192-202.
25. Kuzmanov, G.K., Gaydadjiev, G.N. and Vassiliadis, S. (2003) 'Loading p/ x-code: Design considerations', Proc. Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), July, pp.11-19.
26. Kuzmanov, G.K. and Vassiliadis, S. (2003) 'Arbitrating instructions in an -coded CCM', Proc. 13th Int. Conference on Field Programmable Logic and Applications (FPL), September, pp.81-90.
27. Lahiri, K., Raghunathan, A. and Dey, S. (2001) 'System-level performance analysis for designing on-chip communication architectures', IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 6, June, pp.768-783.
28. Lee, E.A. and Messerschmitt, D.G. (1987) 'Synchronous dataflow', Proceedings of the IEEE, Vol. 75, No. 9, September, pp.1235-1245.
29. Lee, E.A. and Neuendorffer, S. (2000) MoML - A Modeling Markup Language in XML, Version 0.4, Technical Report UCB/ERL MOO/8, Electronics Research Lab, March, University of California, Berkeley.
30. Lee, E.A. and Parks, T.M. (1995) 'Dataflow process networks', Proc. IEEE, Vol. 83, No. 5, May, pp.773-801.
31. Lieverse, P., Stefanov, T., van der Wolf, P. and de Prettere, E.F. (2001a) 'System level design with spade: An M-JPEG case study', Proc. Int. Conference on Computer Aided Design (ICCAD), November, pp.31-38.
32. Lieverse, P., van der Wolf, P. and Deprettere, E.F. (2001b) 'A trace transformation technique for communication refinement', Proc. Int. Symposium, on Hardware/Software Codesign (CODES), April, pp.134-139.
33. Lieverse, P., van der Wolf, P., Deprettere, E.F. and Vissers, K.A. (2001c) 'A methodology for architecture exploration of heterogeneous signal processing systems', Journal of VLSI Signal Processing for Signal, Image and Video Technology, Vol. 29, No. 3, November, pp.197-207.
34. Mihal, A. and Keutzer, K. (2003) 'Mapping concurrent applications onto architectural platforms', in Jantsch, A. and Tenhunen, H. (Eds.): Networks on Chips, pp.39-59, Kluwer Academic Publishers.
35. Mihal, A., Kulkarni, C., Sauer, C., Vissers, K., Moskewicz, M., Tsai, M., Shah, N., Weber, S., Jin, Y., Keutzer, K. and Malik, S. (2002) 'Developing architectural platforms: A disciplined approach', IEEE Design and Test of Computers, Vol. 19, pp.6-16.
36. Mohanty, S. and Prasanna, V.K (2002) 'Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures', Proc. IEEE International ASIC/SOC Conference.
37. Muller, H.L. (1993) Simulating Computer Architectures, PhD thesis, Dept. of Computer Science, Univ. of Amsterdam, February.
38. Nicolescu, G., Yoo, S. and Jerraya, A.A. (2001) 'Mixed-level cosimulation for fine gradual refinement of communication in SoC design', Proc. of the Int. Conference on Design, Automation and Test in Europe (DATE), March.
39. Nieuwland, A. and Lippens, P. (1998) 'A heterogeneous HW-SW architecture for hand-held multi-media terminals', Proc. IEEE Workshop on Signal Processing Systems (SiPS), October, pp.113-122.
40. Peng, J., Abdi, S. and Gajski, D. (2002) 'Automatic model refinement for fast architecture exploration', Proc. Int.Conference on VLSI Design January, pp.332-337.
41. Pimentel, A.D. and Erbas, C. (2003) 'An IDF-based trace transformation method for communication refinement', Proc. Design Automation Conference (DAC), June, pp.402-407.
42. Pimentel, A.D., Lieverse, P., van der Wolf, P., Hertzberger, L.O. and Deprettere, E.F. (2001) 'Exploring embedded systems architectures with Artemis', IEEE Computer, Vol. 34, No. 11, November, pp.57-63.
43. Pimentel, A.D., Polstra, S., Terpstra, F., van Halderen, A.W., Coffland, J.E. and Hertzberger, L.O. (2002) 'Towards efficient design space exploration of heterogeneous embedded media systems', in Deprettere, E.F., Teich, J. and Vassiliadis, S. (Eds.): Embedded Processor Design Challenges, Springer, LNCS 2268, pp.57-73.
44. Rowson, J.A. and Sangiovanni-Vincentelli, A. (1997) 'Interfacebased design', Proc. Design Automation Conference (DAC), June.
45. Sangiovanni-Vincentelli, A. and Martin, G. (2001) 'Platform-based design and software design methodology for embedded systems', IEEE Design and Test of Computers, Vol. 18, No. 6, pp.23-33.
46. Stefanov, T. and Deprettere, E.F. (2003) 'Deriving process networks from weakly dynamic applications in system-level design', Proc. Int. Conference on HW/SW Code-sign and System Synthesis (CODES-ISSS), October.
47. Stefanov, T., Kienhuis, B. and Deprettere, E.F. (2002) 'Algorithmic transformation techniques for efficient exploration of alternative application instances', Proc. Int. Symposium on Hardware/Software Codesign (CODES), May, pp.7-12.
48. Stefanov, T., Zissulescu, C., Turjan, A., Kienhuis, B. and Deprettere, E.F. (2004) 'System design using Kahn process networks: The Compaan/ Laura approach', Proc. Int. Conference on Design, Automation and Test in Europe (DATE), February, pp.340-345.
49. Thompson, M. and Pimentel, A.D. (2004) 'A high-level programming paradigm for SystemC', Proc. Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), July, pp.530-539.
50. Turjan, A., Kienhuis, B. and Deprettere, E.F. (2004) 'Translating affine nested loop programs to process networks', Proc. Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES), September.
51. Vahid, F. and Givargis, T. (2001) 'Platform tuning for embedded systems design', IEEE Computer, Vol. 34, No. 3, March.
52. Vassiliadis, S., Wong, S. and Cotofana, S. (2001) 'The MOLEN micro-coded processor', Proc. Int. Conference on Field-Programmable Logic and Applications (FPL), August, pp.275-285.
53. Vassiliadis, S., Gaydadjiev, G.N., Bertels, K. and Moscu Panainte, E. (2003a). 'The Molen programming paradigm', Proc. Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), July, pp.1-10.
54. Vassiliadis, S., Wong, S. and Cotofana, S.D. (2003b) 'Microcode processing: Positioning and directions', IEEE Micro, Vol. 23, No. 4, July, pp.21-30.
55. Živković, V., Deprettere, E.F., de Kock, E. and van der Wolf, P. (2003a) 'Mapping specification-level primitives to ip-primitives: A case study', Proc. Int. Workshop on Systems, Architectures, Modelling, and Simulation (SAMOS), July.
56. Živković, V., Deprettere, E.F., van der Wolf, P. and de Kock, E. (2003b) 'Fast and accurate multiprocessor architecture exploration with symbolic programs', Proc. Int. Conference on Design Automation and Test in Europe (DATE), March.
57. Živković, V., van der Wolf, P., Deprettere, E.F. and de Kock, E.A. (2002) 'Design space exploration of streaming multiprocessor architectures', Proc. IEEE Workshop on Signal Processing Systems (SiPS), October.
58. Wolf, W. (2001) Computers as Components: Principles of Embedded Computer Systems Design, Morgan Kaufmann Publishers.
59. Zissulescu, C., Stefanov, T., Kienhuis, B. and Deprettere, E.F. (2003) 'LAURA: Leiden architecture research and exploration tool', Proc. 13th Int. Conference on Field Programmable Logic and Applications (FPL September.
60. Zitzler, E. (1999) Evolutionary Algorithms for Multiobjective Optimization: Methods and Applications, PhD thesis, Swiss Federal Institute of Technology Zurich.