UML-Based Multiprocessor SoC Design Framework

ACM Transactions on Embedded Computing Systems

Volumn 5, Issue 2, 2006, Pages 281-320

  Kangas, Tero ^a   Kukkala, Petri ^a   Orsila, Heikki ^a   Salminen, Erno ^a   Hännikäinen, Marko ^a   Hämäläinen, Timo D ^a   Riihimäki, Jouni ^b   Kuusilinna, Kimmo ^b  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

architecture exploration; Design; design flow; Performance; UML 2.0; Verification

Indexed keywords

EID: 85013838708     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1151074.1151077     Document Type: Article

References (27)

1. Balarin, F., Watanabe, Y., Hsieh, H., Lavagno, L., and Passerone, C. 2003. Metropolis: An integrated electronic system design environment. IEEE Computer 36, 4 (Apr.), 45-52
2. Berry, G., Kishinevsky, M., and Singh, S. 2003. System level design and verification using a synchronous language. In Proceedings of IEEE/ACM International Conference on Computer-Aided Design. 433-439
3. Cai, L., Gerstlauer, A., and Gajski, D. 2005. Multi-metric and multi-entity characterization of applications for early system design exploration. In Proceedings of Asia and South Pacific Design Automation Conference. 944-947
4. Calvez, J., Pasquier, O., Isidoro, D., and Jeuland, D. 1994. CoDesign with the MCSE methodology. In Proceedings of the 20th EUROMICRO Conference. 19-26
5. Cesario, W., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A., Gauthier, L., and Diaz-Nava, M. 2002. MULTIPROCESSOR SOC PLATFORMS: A COMPONENT-BASED DESIGN APPROACH. IEEE Design & Test of Computers 19, 6, 52-63
6. Chen, R., Sgroi, M., Lavagno, L., Martin, G., Sangiovanni-Vincentelli, A., and Rabaey, J. 2003. UML for Real: Design of Embedded Real-Time Systems. Kluwer Academic Publishers, Norwell, MA, Chapter UML and platform-based design, 107-126
7. Ferrari, A. and Sangiovanni-Vincentelli, A. 1999. System design: Traditional concepts and new paradigms. In Proceedings of IEEE International Conference on Computer Design: VLSI in Computer and Processors. 2-12
8. Gerstlauer, A., Dcomer, R., Peng, J., and Gajski, D. 2001. System: Design: A Practical Guide with SpecC. Kluwer Academic Publ., Boston, MA
9. Gnesi, S., Latella, D., and Massink, M. 2002. Modular semantics for a UML statechart diagrams kernel and its extension to multicharts and branching time model-checking. Journal of Logic and Algebraic Programming 51, 1 (Apr.-May), 43-75
10. Green, P., Edwards, M., and Essa, S. 2002. HASoC-towards a new method for system-on-a-chip development. Design Automation for Embedded Systems 6, 4 (July), 333-353
11. Hiannikiilnen, M., Lavikko, T., Kukkala, P., and Hiamialainen, T. 2003. TUTWLAN-QoS supporting wireless network. Telecommunication Systems-Modelling, Analysis, Design and Management XXIII, 297-333
12. Horn, W., Svantesson, B., Kumar, S., Jantsch, A., and Hemani, A. 1999. Hardware synthesis of an ATM multiplexer from SDL to VHDL: A case study. In Proceedings IEEE Computer Society Workshop On VLSI. 100-105
13. Kahn, G. 1974. The semantics of a simple language for parallel programming. In Proceedings of IFIP Congress 74. 471-475
14. Kangas, T., Riihimaaki, J., Salminen, E., Kuusilinna A. K., and Hamalainen, T. 2003. Using a communication generator in SoC architecture exploration. In Proceedings of the International Symposium on System-on-Chip. 105-108
15. Kienhuis, B., Deprettere, E., Van Der Wolf, P., and Vissers, K. 2002. A methodology to design programmable embedded systems-the Y-chart approach. In Lecture Notes in Computer Science. Vol. 2268. Springer-Verlag, Berlin, Germany, 18-37
16. Kirkpatrick, S., Gelatt Jr., C., and Vecchi, M. 1983. Optimization by simulated annealing. Science 220, 4598, 671-680
17. Krishnamurthy, B. 1984. An improved min-cut algorithm for partitioning VLSI networks. IEEE Transactions on Computers 33, 5, 438-446
18. Kukkala, P., Hannikainen, M., and Hannikainen, T. 2005a. Performance modeling and reporting for the UML 2.0 design of embedded systems. In Proceedings of the International Symposium on System-on-Chip. 50-53
19. Kukkala, P., Riihimaki, J., Hannikainen, M., Hannikainen, T., and Kronlof, K. 2005b. UML 2.0 profile for embedded system design. In Proceedings of the Design, Automation and Test in Europe. Vol. 2. 710-715
20. Lavagno, L., Martin, G., and Selic, B., Eds. 2003. UML for Real: Design of Embedded Real-Time Systems. Kluwer Academic Publ., Norwell, MA
21. Marcon, C., Hessel, F., Amory, A., Ries, L., Moraes, F., and Calazans, N. 2002. Prototyping of embedded digital systems from SDL language: A case study. In Proceedings of 7th IEEE International High-Level Design Validation and Test Workshop. 133-138
22. Nguyen, K., Sun, Z., Thiagarajan, P., and Wong, W.-F. 2004. Model-driven SoC design via executable UML to SystemC. In Proceedings of 25th IEEE International Real-Time Systems Symposium. 459-468
23. Object ManagementS Group (Omg). 2005. UML Profile for Schedulability, Performance, and Time Specification (Version 1.1)
24. Orsila, H., Kangas, T., and Hiimaliiinen, T. 2005. Hybrid algorithm for mapping static task graphs on multiprocessor SoCs. In Proceedings of the International Symposium on System-on-Chip. 146-150
25. Pimeel, A. 2005. The Artemis workbench for system-level performance evaluation of embedded systems. International Journal of Embedded Systems 1, 7
26. Riihimaki, J., Salminen, E., Kuusilinna, K., and Hamalainen, T. 2002. Parameter optimization tool for enhancing on-chip network performance. In Proceedings of the IEEE International Symposium of Circuits and Systems. 61-64
27. Salminen, E., Lahtinen, V., Kangas, T., RiihimäKi, J., Kuusilinna, K., And häMäLaainen, T. 2004. HIBI v.2 communication network for system-on-chip. In Proceedings of the International Workshop on Systems, Architectures, Modeling and Simulation. 412-422