GPU wattch†: Enabling energy optimizations in GPGPUs

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2013, Pages 487-498

  Leng, Jingwen ^a   Hetherington, Tayler ^b   ElTantawy, Ahmed ^b   Gilani, Syed ^c   Kim, Nam Sung ^c   Aamodt, Tor M ^b   Reddi, Vijay Janapa ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^c UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

CUDA; Energy; GPU architecture; Power estimation

Indexed keywords

CUDA; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY; ENERGY OPTIMIZATION; GENERAL-PURPOSE GPUS; MODELING UNCERTAINTIES; POWER ESTIMATIONS; RUN-TIME VARIATIONS;

CLOCKS; COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION; OPTIMIZATION; UNCERTAINTY ANALYSIS;

PROGRAM PROCESSORS;

EID: 84881151222     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2485922.2485964     Document Type: Conference Paper

References (38)

1. MacSim, http://code.google.com/p/macsim.
2. Predictive technology model, http://ptm.asu.edu.
3. Synopsys Inc., Power Compiler, www.synopsys.com.
4. A. Bakhoda et al. Analyzing CUDA workloads using a detailed GPU simulator. In ISPASS, 2009.
5. M. Bauer et al. CudaDMA: optimizing GPU memory bandwidth via warp specialization. In SC, 2011.
6. D. Brooks et al. Wattch: a framework for architectural-level power analysis and optimizations. In ISCA, 2000.
7. S. Che et al. Rodinia: A benchmark suite for heterogeneous computing. In IISWC, 2009.
8. S. Collange et al. Power consumption of GPUs from a software perspective. In ICCS, 2009.
9. W. J. Dally. Moving the needle, computer architecture research in academe and industry. In ISCA, 2010.
10. J. M. V. Dyke et al. Graphics system with virtual memory pages and non-power of two number of memory elements, 2011.
11. W. Fung and T. Aamodt. Thread block compaction for efficient SIMT control flow. In HPCA, 2011.
12. W. Fung et al. Dynamic warp formation and scheduling for efficient GPU control flow. In MICRO, 2007.
13. S. Hong and H. Kim. An integrated GPU power and performance model. In ISCA, 2010.
14. C. Isci et al. Live, runtime phase monitoring and prediction on real systems with application to dynamic power management. In MICRO, 2006.
15. H. Jacobson et al. Stretching the limits of clock-gating efficiency in server-class processors. In HPCA, 2005.
16. T. Kailath, A. Sayed, and B. Hassibi. Linear Estimation. Prentice Hall, 2000.
17. K. Kasichayanula et al. Power aware computing on GPUs. SAAHPC, 2012.
18. S. Keckler. Life After Dennard and How I Learned to Love the Picojoule. In MICRO, 2012.
19. W. Kim et al. System level analysis of fast, per-core DVFS using on-chip switching regulators. In HPCA, 2008.
20. J. Lee et al. Improving throughput of power-constrained GPUs using dynamic voltage/frequency and core scaling. In PACT, 2011.
21. H. Li et al. Deterministic clock gating for microprocessor power reduction. In HPCA, 2003.
22. S. Li et al. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO, 2009.
23. E. Lindholm et al. NVIDIA Tesla: A unified graphics and computing architecture. Micro, IEEE, 2008.
24. J. E. Lindholm et al. Simulating multiported memories using lower port count memories, 2008.
25. S. Liu et al. Operand collector architecture, 2010.
26. H. Nagasaka et al. Statistical power modeling of GPU kernels using performance counters. In Green Computing Conference, 2010.
27. V. Narasiman et al. Improving GPU performance via large warps and two-level warp scheduling. In MICRO, 2011.
28. NVIDIA. Fermi Compute Architecture Whitepaper, 2009.
29. NVIDIA. Compute Visual Profiler - User Guide, Version 4, 2011.
30. NVIDIA. NVIDIA CUDA C Programming Guide, 2012.
31. H.-J. Oh et al. A fully pipelined single-precision floating-point unit in the synergistic processor element of a CELL processor. JSSC, 2006.
32. V. Sathish et al. Lossless and lossy memory-link compression techniques for improving performance of memory-bound GPGPU workloads. In PACT, 2012.
33. S. Thoziyoor et al. A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. In ISCA, 2008.
34. R. Ubal et al. Multi2Sim: A simulation framework for CPU-GPU computing. In PACT, 2012.
35. T. Vogelsang. Understanding the energy consumption of dynamic random access memories. In MICRO, 2010.
36. H. Wang and Q. Chen. Power estimating model and analysis of general programming on GPU. Journal of Software, 2012.
37. Q. Wu et al. A dynamic compilation framework for controlling microprocessor energy and performance. In MICRO, 2005.
38. Y. Zhang et al. Performance and power analysis of ATI GPU: A statistical approach. In NSA, 2011.