-
3
-
-
84889877181
-
-
New York, NY, USA: Springer-Verlag
-
A. Papanikolaou, D. Soudris, and R. Radojcic, Three Dimensional System Integration: IC Stacking Process and Design, New York, NY, USA: Springer-Verlag, 2011.
-
(2011)
Three Dimensional System Integration: IC Stacking Process and Design
-
-
Papanikolaou, A.1
Soudris, D.2
Radojcic, R.3
-
4
-
-
69549108427
-
Closed-form expressions of 3-D via resistance, inductance, and capacitance
-
Sep.
-
I. Savidis and E. G. Friedman, "Closed-form expressions of 3-D via resistance, inductance, and capacitance," IEEE Trans. Electron Devices, vol. 56, no. 9, pp. 1873-1881, Sep. 2009.
-
(2009)
IEEE Trans. Electron Devices
, vol.56
, Issue.9
, pp. 1873-1881
-
-
Savidis, I.1
Friedman, E.G.2
-
5
-
-
73349133689
-
Electrical modeling and characterization of through silicon via for three-dimensional ICs
-
Jan.
-
G. Katti, M. Stucchi, K. De Meyer, and W. Dehaene, "Electrical modeling and characterization of through silicon via for three-dimensional ICs," IEEE Trans. Electron Devices, vol. 57, no. 1, pp. 256-262, Jan. 2010.
-
(2010)
IEEE Trans. Electron Devices
, vol.57
, Issue.1
, pp. 256-262
-
-
Katti, G.1
Stucchi, M.2
De Meyer, K.3
Dehaene, W.4
-
6
-
-
78650018928
-
Compact AC modeling and performance analysis of through-silicon vias in 3-D ICs
-
Dec.
-
C. Xu, H. Li, R. Suaya, and K. Banerjee, "Compact AC modeling and performance analysis of through-silicon vias in 3-D ICs," IEEE Trans. Electron Devices, vol. 57, no. 12, pp. 3405-3417, Dec. 2010.
-
(2010)
IEEE Trans. Electron Devices
, vol.57
, Issue.12
, pp. 3405-3417
-
-
Xu, C.1
Li, H.2
Suaya, R.3
Banerjee, K.4
-
7
-
-
79959254998
-
Compact wideband equivalent-circuit model for electrical modeling of through-silicon via
-
Jun.
-
E.-X. Liu, E.-P. Li, W.-B. Ewe, H. M. Lee, T. G. Lim, and S. Gao, "Compact wideband equivalent-circuit model for electrical modeling of through-silicon via," IEEE Trans. Microw. Theory Tech., vol. 59, no. 6, pp. 1454-1460, Jun. 2011.
-
(2011)
IEEE Trans. Microw. Theory Tech.
, vol.59
, Issue.6
, pp. 1454-1460
-
-
Liu, E.-X.1
Li, E.-P.2
Ewe, W.-B.3
Lee, H.M.4
Lim, T.G.5
Gao, S.6
-
8
-
-
79951949566
-
Closed-form expressions for the resistance and the inductance of different profiles of through-silicon vias
-
Mar.
-
Y. Liang and Y. Li, "Closed-form expressions for the resistance and the inductance of different profiles of through-silicon vias," IEEE Electron Devices Lett., vol. 32, no. 3, pp. 393-395, Mar. 2011.
-
(2011)
IEEE Electron Devices Lett.
, vol.32
, Issue.3
, pp. 393-395
-
-
Liang, Y.1
Li, Y.2
-
9
-
-
84862019957
-
A new model for through-silicon vias on 3-D IC using conformal mapping method
-
Jun.
-
T.-Y. Cheng, C.-D. Wang, Y.-P. Chiou, and T.-L. Wu, "A new model for through-silicon vias on 3-D IC using conformal mapping method," IEEE Microw. Wireless Compon. Lett., vol. 22, no. 6, pp. 303-305, Jun. 2012.
-
(2012)
IEEE Microw. Wireless Compon. Lett.
, vol.22
, Issue.6
, pp. 303-305
-
-
Cheng, T.-Y.1
Wang, C.-D.2
Chiou, Y.-P.3
Wu, T.-L.4
-
10
-
-
80054902621
-
Compact modeling and analysis of through-Si-via induced electrical noise coupling in 3-D ICs
-
Nov.
-
C. Xu, R. Suaya, and K. Banerjee, "Compact modeling and analysis of through-Si-via induced electrical noise coupling in 3-D ICs," IEEE Trans. Electron Devices, vol. 58, no. 11, pp. 4024-4034, Nov. 2011.
-
(2011)
IEEE Trans. Electron Devices
, vol.58
, Issue.11
, pp. 4024-4034
-
-
Xu, C.1
Suaya, R.2
Banerjee, K.3
-
11
-
-
0035424354
-
Device level modeling of metal-insulator-semiconductor interconnects
-
Aug.
-
G. Wang, X. Qi, Z. Yu, and R. W. Dutton, "Device level modeling of metal-insulator-semiconductor interconnects," IEEE Trans. Electron Devices, vol. 48, no. 8, pp. 1672-1682, Aug. 2001.
-
(2001)
IEEE Trans. Electron Devices
, vol.48
, Issue.8
, pp. 1672-1682
-
-
Wang, G.1
Qi, X.2
Yu, Z.3
Dutton, R.W.4
-
12
-
-
0036540101
-
Device level simulation of wave propagation along metal-insulator- semiconductor interconnects
-
Apr.
-
G. Wang, R. W. Dutton, and C. S. Rafferty, "Device level simulation of wave propagation along metal-insulator-semiconductor interconnects," IEEE Trans. Microw. Theory Tech., vol. 50, no. 4, pp. 1127-1136, Apr. 2002.
-
(2002)
IEEE Trans. Microw. Theory Tech.
, vol.50
, Issue.4
, pp. 1127-1136
-
-
Wang, G.1
Dutton, R.W.2
Rafferty, C.S.3
-
13
-
-
50249151500
-
Development of coaxial shield via in silicon carrier for high frequency application
-
Dec.
-
S. W. Ho, V. S. Rao, Q. K. N. Khan, S. U. Yoon, and V. Kripesh, "Development of coaxial shield via in silicon carrier for high frequency application," in Proc. 8th Electron. Packag. Technol. Conf., Dec. 2006, pp. 825-830.
-
(2006)
Proc. 8th Electron. Packag. Technol. Conf
, pp. 825-830
-
-
Ho, S.W.1
Rao, V.S.2
Khan, Q.K.N.3
Yoon, S.U.4
Kripesh, V.5
-
14
-
-
51349094381
-
High RF performance TSV silicon carrier for high frequency application
-
May
-
S. W. Ho, S. W. Yoon, Q. Zhou, K. Pasad, V. Kripesh, and J. H. Lau, "High RF performance TSV silicon carrier for high frequency application," in Proc. 58th Electron. Comp. Technol. Conf., May 2008, pp. 1946-1952.
-
(2008)
Proc. 58th Electron. Comp. Technol. Conf
, pp. 1946-1952
-
-
Ho, S.W.1
Yoon, S.W.2
Zhou, Q.3
Pasad, K.4
Kripesh, V.5
Lau, J.H.6
-
15
-
-
70449786947
-
Modeling and quantification of conventional and coax-TSVs for RF application
-
Jun.
-
I. Ndip, B. Curran, S. Guttowski, and H. Reichl, "Modeling and quantification of conventional and coax-TSVs for RF application," in Proc. Eur. Microelectron. Packag. Conf., Jun. 2009, pp. 1-4.
-
(2009)
Proc. Eur. Microelectron. Packag. Conf
, pp. 1-4
-
-
Ndip, I.1
Curran, B.2
Guttowski, S.3
Reichl, H.4
-
16
-
-
74549140252
-
Electrical modeling of annular and co-axial TSVs considering MOS capacitance effects
-
Oct.
-
T. Bandyopadhyay, R. Chatterjee, D. Chung, M. Swaminathan, and R. Tummala, "Electrical modeling of annular and co-axial TSVs considering MOS capacitance effects," in Proc. IEEE 18th Conf. Electr., Oct. 2009, pp. 117-120.
-
(2009)
Proc. IEEE 18th Conf. Electr
, pp. 117-120
-
-
Bandyopadhyay, T.1
Chatterjee, R.2
Chung, D.3
Swaminathan, M.4
Tummala, R.5
-
17
-
-
80053176840
-
Frequency-and temperature-dependent modeling of coaxial through-silicon vias for 3-D ICs
-
Oct.
-
W.-S. Zhao, W.-Y. Yin, X.-P. Wang, and X.-L. Xu, "Frequency-and temperature-dependent modeling of coaxial through-silicon vias for 3-D ICs," IEEE Trans. Electron Devices, vol. 58, no. 10, pp. 3358-3368, Oct. 2011.
-
(2011)
IEEE Trans. Electron Devices
, vol.58
, Issue.10
, pp. 3358-3368
-
-
Zhao, W.-S.1
Yin, W.-Y.2
Wang, X.-P.3
Xu, X.-L.4
-
18
-
-
84859098960
-
High-frequency modeling of TSVs for 3-D chip integration and silicon interposers considering skin-effect, dielectric quasi-TEM and slow-wave modes
-
Oct.
-
I. Ndip, B. Curran, K. Löbbicke, S. Guttowski, H. Reichl, K.-D. Lang, and H. Henke, "High-frequency modeling of TSVs for 3-D chip integration and silicon interposers considering skin-effect, dielectric quasi-TEM and slow-wave modes," IEEE Trans. Compon., Packag. Manuf. Technol., vol. 1, no. 10, pp. 1627-1640, Oct. 2011.
-
(2011)
IEEE Trans. Compon., Packag. Manuf. Technol.
, vol.1
, Issue.10
, pp. 1627-1640
-
-
Ndip, I.1
Curran, B.2
Löbbicke, K.3
Guttowski, S.4
Reichl, H.5
Lang, K.-D.6
Henke, H.7
-
19
-
-
84866911870
-
Three-dimensional coaxial through-silicon-via (TSV) design
-
Oct.
-
Z. Xu and J.-Q. Lu, "Three-dimensional coaxial through-silicon-via (TSV) design," IEEE Electron Devices Lett., vol. 33, no. 10, pp. 1441-1443, Oct. 2012.
-
(2012)
IEEE Electron Devices Lett.
, vol.33
, Issue.10
, pp. 1441-1443
-
-
Xu, Z.1
Lu, J.-Q.2
-
21
-
-
0034823548
-
Analysis of eddy-current losses over conductive substrates with applications to monolithic inductors and transformers
-
Jan.
-
A. M. Niknejad and R. G. Meyer, "Analysis of eddy-current losses over conductive substrates with applications to monolithic inductors and transformers," IEEE Trans. Microw. Theory Tech., vol. 49, no. 1, pp. 166-176, Jan. 2001.
-
(2001)
IEEE Trans. Microw. Theory Tech.
, vol.49
, Issue.1
, pp. 166-176
-
-
Niknejad, A.M.1
Meyer, R.G.2
-
22
-
-
84880916668
-
-
ANSYS, Inc., Canonsburg, PA, USA
-
Manual of ANSYS HFSS v13, ANSYS, Inc., Canonsburg, PA, USA, 2012.
-
(2012)
Manual of ANSYS HFSS v13
-
-
-
23
-
-
84935409526
-
Formulas for the skin effect
-
Sep.
-
H. A. Wheeler, "Formulas for the skin effect," in Proc. IRE, vol. 30, no. 9, pp. 412-424, Sep. 1942.
-
(1942)
Proc. IRE
, vol.30
, Issue.9
, pp. 412-424
-
-
Wheeler, H.A.1
|