Power-aware dynamic mapping heuristics for noc-based mpsocs using a unified model-based approach

Transactions on Embedded Computing Systems

Volumn 12, Issue 3, 2013, Pages

  Ost, Luciano ^a   Mandelli, Marcelo ^b   Almeida, Gabriel Marchesan ^c   Moller, Leandro ^d   Indrusiak, Leandro Soares ^e   Sassatelli, Gilles ^a   Benoit, Pascal ^a   Robert, Michel ^a   Moraes, Fernando ^e   Glesner, Manfred ^d  

^a LIRMM   (France)

^b PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^c KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

^d DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

^e UNIVERSITY OF YORK   (United Kingdom)

Author keywords

Design space exploration; Modeling; NoC based MPSoCs; Power aware mapping

Indexed keywords

COMPLEX DYNAMIC BEHAVIOR; DESIGN SPACE EXPLORATION; DYNAMIC MAPPING; MODEL BASED APPROACH; NOC-BASED MPSOCS; POWER-AWARE; PROCESSING ELEMENTS; SPECIFIC PROBLEMS;

ENERGY UTILIZATION; MODELS; MULTIPROCESSING SYSTEMS;

MAPPING;

EID: 84878485921     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/2442116.2442125     Document Type: Article

References (43)

1. ALMEIDA, G. M., SASSATELLI, G., BENOIT, P., SAINT-JEAN, N., VARYANI, S., TORRES, L., AND ROBERT, M. 2009. An adaptive message passing MPSoC framework. International Journal of Reconfigurable Computing.
2. CARARA, E., OLIVEIRA, R., CALAZANS, N., AND MORAES, F. 2009. HeMPS-A framework for NoC-based MPSoC generation. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1345-1348.
3. CARVALHO, E.,MARCON, C., CALAZANS, N., AND MORAES, F. 2009. Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs. In Proceedings of the International Conference on System-on-chip (SoC). 87-90.
4. CHOU, C-L. ANDMARCULESCU, R. 2007. Incremental run-time application mapping for homogeneous NoCs with multiple voltage Levels. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). 161-166.
5. CHOU, C-L. ANDMARCULESCU, R. 2008. User-aware dynamic task allocation in networks-on-chip. In Proceedings of the Design, Automation and Test in Europe (DATE). 1232-1237.
6. CHOU, C-L. AND MARCULESCU, R. 2010. Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, 1, 78-91.
7. FARUQUE,M. A.,KRIST, R., ANDHENKEL, J. 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the Design Automation Conference(DAC). 760-765.
8. HA, S. 2008. Model-based programming environment of embedded software for MPSoC. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 330-335.
9. HOLZENSPIES, P. K. F., HURINK, J. L.,KUPER, J., AND SMIT, G. J. M. 2008. Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC). In Proceedings of the Design, Automation and Test in Europe (DATE). 212-217.
10. HOSSEINABADY, M., AND NUNEZ-YANES, J. 2009. Run-time resource management in fault-tolerant network on reconfigurable chips. In Proceedings of the Field Programmable Logic and Applications (FPL). 574-577.
11. HU, J., AND MARCULESCU, R. 2005. Energy-and performance-aware mapping for regular NoC architectures. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems 24, 4, 551-562.
12. INDRUSIAK, L. S., THUY, A., AND GLESNER, M 2007. Executable system-level specification models containing UML-based behavioral patterns. In Proceedings of the Design, Automation and Test in Europe (DATE), 301-306.
13. INDRUSIAK, L. S., OST, L., MORAES, F. G.,MAATTA, S., NURMI, J., MOLLER, L., AND GLESNER, M. 2010. Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: A layered approach. In Proceedings of the International Conference on Industrial Informatics (INDIN). 148-153.
14. INDRUSIAK, L. S., AND SANTOS, O. 2011. Fast and Accurate Transaction-Level Model of aWormhole Network-on-Chip with Priority Preemptive Virtual Channel Arbitration. In Design, Automation and Test in Europe (DATE). 1-6.
15. JALIER, C., LATTARD, D., JERRAYA, A. A., SASSATELLLI, G., BENOIT, P., AND TORRES, L. 2010. Heterogeneous versus homogeneous MPSoC approaches for a mobile LTE modem. In Proceedings of the Design, Automation and Test in Europe (DATE). 184-189.
16. KAHNG, A., LI, B., PEH, L., AND SAMADI, K. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Design, Automation and Test in Europe (DATE). 423-428.
17. KANGAS, T., KUKKALA, P., ORSILA, H., SALMINEN, E., HANNIKAINEN, M., HAMALAINEN, T., RIIHIMAKI, J., AND KUUSILINNA, K. 2006. UML-based multiprocessor SoC design framework. ACM Transactions on Embedded Computing Systems 5, 2, 281-320.
18. LEE, E. A. AND NEUENDORFFER, S. 2004. Actor-oriented models for codesign: Balancing re-use and performance. Formal Methods and Models for System Design. Kluwer Academic Publishers, Norwell, MA. 33-56.
19. LEE, H. G., OGRAS, U. Y.,MARCULESCU, R., AND CHANG, N. 2006. Design space exploration and prototyping for on-chip multimedia applications. In Proceedings of the Design Automation Conference (DAC). 1-6.
20. LEE S. E. AND BAGHERZADEH, N. 2009. A high level power model for Network-on-Chip (NoC) router. Computers & Electrical Engineering 35, 6, 837-845.
21. LI, K. 2010. A random-walk-based dynamic tree evolution algorithm with exponential speed of convergence to optimality on regular networks. In Proceedings of the Conference Frontier of Computer Science and Technology (FCST). 80-85.
22. LU, S., LU, C., AND HSIUNG., P. 2010. Congestion-and energy-aware run-time mapping for tile-based networkon-chip architecture. In Proceedings of the Frontier Computing, Theory, Technologies and Applications (FCTTA), 300-305.
23. MAATTA, S., INDRUSIAK, L. S., OST, L., MOLLER, L., NURMI, J., GLESNER, M., AND MORAES, F. 2008. Validation of executable application models mapped onto network-on-chip platforms. In Proceedings of the IEEE Symposium on Industrial Embedded Systems (SIES). 118-125.
24. MAATTA, S., INDRUSIAK, L. S., OST, L.,MOLLER, L., NURMI, J., GLESNER, M., AND MORAES, F. 2009. Characterising embedded applications using a UML profile. In Proceedings of the International Conference on Systemon-Chip (SoC). 172-175.
25. MAATTA, S., INDRUSIAK, L. S., OST, L., MOLLER, L., NURMI, J., GLESNER, M., AND MORAES, F. 2010. Joint validation of application models and multi-abstraction network-on-chip platforms. International Journal of Embedded and Real-Time Communication Systems (IJERTCS) 1, 1, 86-101.
26. MANDELLI, M., OST, L., CARARA, E., GUINDANI, G., GOUVEA, T., MEDEIROS, G., AND MORAES, F. 2011. Energyaware dynamic task mapping for NoC-based MPSoCs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1676-1679.
27. MANDELLI, M., AMORY, A., OST, L., AND MORAES, F. 2011b. Multi-task dynamic mapping onto NoC-based MPSoCs. In Proceedings of the Symposium on Integrated Circuits and Systems Design (SBCCI). 191-196.
28. MARCON, C.,MORENO, E. I., CALAZANS, N. L. V., AND MORAES, F. 2008. Comparison of network-on-chip mapping algorithms targeting low energy consumption. IET Computers and Digital Techniques 2, 6, 471-482.
29. MARCULESCU, R.,OGRAS, U., PEH, L., JERGER, N., AND HOSKOTE, Y. 2009. Out-standing research problems in NoC design: System, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 1, 3-21.
30. MILOJEVIC, D., MONTPERRUS, L., AND VERKEST, D. 2009. Power dissipation of the network-on-chip in multiprocessor system-on-chip dedicated for video coding applications. Journal of Signal Processing Systems 57, 2 , 139-153.
31. MISCHKALLA, F.,HE, D, AND MUELLER,W. 2010. Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems. In Proceedings of the Design, Automation and Test in Europe (DATE'). 1201-1206.
32. MOLNOS, A., AMBROSE, J. A.,NELSON, A.,STEFAN, R.,COTOFANA, S., AND GOOSSENS, K. A 2010. Composable, energymanaged, real-time MPSOC platform. In Proceedings of the Optimization of Electrical and Electronic Equipment (OPTIM). 870-876.
33. NGOUANGA, A., SASSATELLI, G., TORRES, L., GIL, T., SOARES, A., AND SUSIN, A. 2006. A contextual re-sources use: proof of concept through the APACHES platform. In Proceedings of the Design and Diagnostics of Electronic Circuits and Systems (DDECS). 42-47.
34. OST, L., INDRUSIAK, L. S.,GUINDANI, G., REINBRECHT, C., RAUPP, T., AND F. MORAES. 2009. A high abstraction, high accuracy power estimation model for networks-on-chip. In Proceedings of the Symposium on Integrated Circuits and Systems Design (SBCCI). 193-198.
35. OST, L., GUINDANI, G., INDRUSIAK, L. S., MAATTA, S., AND MORAES, F. 2011. Exploring NoC-based MPSoC design space with power estimation models. IEEE Design and Test of Computers 28, 2, 16-29.
36. OMG. 2011. Object Management Group: UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems.http://www.omg.org/spec/MARTE/1.0/PDF/.
37. PIMENTEL, A. D., THOMPSON, M., POLSTRA, S., AND ERBAS, C. 2008. Calibration of abstract performance models for system-level design space exploration. J. Sig. Proc. Syst. 50, 2, 99-114.
38. SCHRANZHOFER, A., CHEN, J.-J., AND THIELE, L. 2010. Dynamic power-aware mapping of applications onto heterogeneous MPSoC platforms. IEEE Trans. Indust. Info. 6, 4, 692-707.
39. SMIT, L. T., HURINK, J. L., AND SMIT, G. J. M. 2005. Run-time mapping of applications to a heterogeneous SoC. In Proceedings of the International Symposium on System-on-Chip (SoC). 78-81.
40. SINGH, A. K., SRIKANTHAN, T., KUMAR, A., AND JIGANG, W. 2010. Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. J. Syst. Archite. 56, 7, 242-255.
41. WEICHSLGARTNER, A.,WILDERMANN, S., AND TEICH, J. 2011. Dynamic decentralized mapping of tree-structured applications on NoC architectures. In Proceedings of the Networks on Chip (NoC). 201-209.
42. WILDERMANN, S., ZIERMANN, T., AND TEICH, J. 2009. Run time mapping of adaptive applications onto homogeneous NoC-based reconfigurable architectures. In Proceedings of the Field-Programmable Technology (FPT). 514-517.
43. YE, T., BENINI, L., AND DE MICHELI, G. 2002. Analysis of power consumption on switch fabrics in network routers. In Proceedings of the Design Automation and Conference (DAC). 524-529.