Synchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the internet of things: A comparative study on dynamic voltage scaling and variation effects

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 3, Issue 1, 2013, Pages 23-34

  Chang, Kok Leong ^a   Chang, Joseph S ^b   Gwee, Bah Hwee ^b   Chong, Kwen Siong ^b  

^a INSTITUTE OF MATERIALS RESEARCH AND ENGINEERING   (Singapore)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Asynchronous logic; dynamic voltage scaling; microcontrollers; ubiquitous sensors

Indexed keywords

8051 MICROCONTROLLERS; ASYNCHRONOUS LOGIC; DYNAMIC VOLTAGE SCALING; ERROR FREE OPERATIONS; INTERNET OF THING (IOT); INTERNET OF THINGS (IOT); MICROCONTROLLER CORE; UBIQUITOUS SENSOR;

CONTROLLERS; ELECTROMAGNETIC PULSE; ENERGY DISSIPATION; INTERNET; INTERNET PROTOCOLS; MICROCONTROLLERS;

VOLTAGE STABILIZING CIRCUITS;

EID: 84874946814     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2013.2243031     Document Type: Article

References (34)

1. R. D. Jorgenson, L. Sorensen, D. Leet, M. S. Hagedorn, D. R. Lamb, T. H. Friddell, and W. P. Snapp, "Ultralow-Power operation in subthreshold regimes applying clockless logic," Proc. IEEE, vol. 98, no. 2, pp. 299-314, Feb. 2010.
2. W. Keister,A. E. Ritchie, and S. H.Washburn, The Design of Switching Circuits. New York: Van Nostrand, 1951.
3. C. J. Myers, Asynchronous Circuit Design. New York: Wiley, 2001.
4. K.-S. Chong, K.-L. Chang, B.-H. Gwee, and J. S. Chang, "Synchronous- Logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors," IEEE J. Solid-State Circuits, vol. 47, no. 3, pp. 769-780, Mar. 2012.
5. Y. Ikenaga,M. Nomura, Y. Nakazawa, and Y. Hagihara, "A circuit for determining the optimal supply voltage to minimize energy consumption in LSI circuit operations," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 911-918, Apr. 2008. (Pubitemid 351464084)
6. A. J. Martin and M. Nystrom, "Asynchronous techniques for system-on-Chip design," Proc. IEEE, vol. 94, no. 6, pp. 1089-1120, Jun. 2006. (Pubitemid 46444961)
7. J.Wuu, D.Weiss, C. Morganti, and M. Dreesen, "The asynchronous 24 MB on-chip level-3 cache for a dual-core itanium-family processor," in Proc. IEEE Int. Solid-State Circuits Conf., 2005, vol. 1, pp. 488-612.
8. J. S. Chang, M.-T. Tan, Z. Cheng, and Y.-C. Tong, "Analysis and design of power efficient class D amplifier output stages," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 6, pp. 897-902, Jun. 2000.
9. J. S. Chang and Y. C. Tong, "A micropower-compatible time-multiplexed SC speech spectrum analyzer design," IEEE J. Solid-State Circuits, vol. 28, no. 1, pp. 40-48, Jan. 1993. (Pubitemid 23612105)
10. B. L. Sim, Y. C. Tong, J. S. Chang, and C. T. Tan, "A parametric formulation of the generalized spectral subtraction method," IEEE Trans. Speech Audio Process., vol. 6, no. 4, pp. 328-337, Jul. 1998.
11. R. Sarpeshkar, C. Salthouse, J.-J. Sit,M.W. Baker, S. M. Zhak, T. K. T. Lu, L. Turicchia, and S. Balster, "An ultra-low-power programmable analog bionic ear processor," IEEE Trans. Biomed. Eng., vol. 52, no. 4, pp. 711-727, Apr. 2005. (Pubitemid 40477181)
12. A. H. Farrahi, C. Chen, A. Srivastava, G. Tellez, and M. Sarrafzadeh, "Activity-driven clock design," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 20, no. 6, pp. 705-714, Jun. 2001. (Pubitemid 32576321)
13. D. Ma and R. Bondade, "Enabling power-efficient DVFS operations on silicon," IEEE Circuits Syst. Mag., vol. 10, no. 1, pp. 14-30, Mar. 2010.
14. R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-Threshold computing: Reclaiming Moore's law through energy efficient integrated circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266, Feb. 2010.
15. International roadmap for semiconductors 2009 [Online]. Available: http://www.itrs.net
16. C. I. Joon, P. S. Phill, and K. Roy, "Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation," IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 401-410, Feb. 2010.
17. H. van Gageldonk, K. van Berkel, A. Peeters, D. Baumann, D. Gloor, and G. Stegmann, "An asynchronous low-power 80C51 microcontroller," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1998, pp. 96-107.
18. J. Cortadella, A. Kondratyev, L. Lavagno, and C. P. Sotiriou, "Desynchronization: Synthesis of asynchronous circuits from synchronous specifications," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 25, no. 10, pp. 1904-1921, Oct. 2006. (Pubitemid 44321557)
19. D. E. Muller and W. S. Bartky, "A theory of asynchronous circuits," in Proc. Int. Symp. Theory Switch., 1959, pp. 204-243.
20. A. J. Martin, S. M. Burns, T. K. Lee, D. Borkovic, and P. J. Hazewindus, "The design of an asynchronous microprocessor," in Caltech Conf. Adv. Res. VLSI, 1989, pp. 351-373.
21. K.-S. Chong, B.-H. Gwee, and J. S. Chang, "Energy-Efficient synchronous- logic and asynchronous-logic FFT/IFFT processors," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2034-2045, Sep. 2007. (Pubitemid 47331298)
22. K.-L. Chang and B.-H. Gwee, "A low-energy low-voltage asynchronous 8051 microcontroller core," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 3181-3184. (Pubitemid 47132227)
23. H. van Gageldonk, K. van Berkel, A. Peeters, D. Baumann, D. Gloor, and G. Stegmann, "An asynchronous low-power 80C51 microcontroller," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1998, pp. 96-107.
24. S. Keller, M. Katelman, and A. J. Martin, "A necessary and sufficient timing assumption for speed-independent circuits," in Proc. IEEE Symp. Asynch. Circuits Syst., 2009, pp. 65-76.
25. A. Wang, B. H. Calhoun, and A. P. Chandrakasan, Sub-threshold Design for Ultra Low-Power Systems. New York: Springer, 2006.
26. J. Lohstroh, E. Seevinck, and J. de Groot, "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence," IEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 803-807, Dec. 1983. (Pubitemid 14589971)
27. M. Alioto, "Understanding DC behavior of subthreshold CMOS logic through closed-form analysis," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1597-1607, Jul. 2010.
28. I. S. MacKenzie and R. C.-W. Phan, The 8051 Microcontroller. Upper Saddle River, NJ: Pearson Prentice Hall, 2007.
29. K.M. Fant and S. A. Brandt, "NULL convention logic: A complete and consistent logic for asynchronous digital circuit synthesis," in Proc. Int. Conf. Appl. Specific Syst., Archit. Processors, 1996, pp. 261-273.
30. A. Bardsley, "Implementing Balsa handshake circuits," Ph.D. dissertation, Dept. Comput. Sci., Univ. Manchester, Manchester, U.K., 2000.
31. C.-F. Law, B.-H. Gwee, and J. S. Chang, "Asynchronous control network optimization using fast minimum-cycle-time analysis," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 27, no. 6, pp. 985-998, Jun. 2008. (Pubitemid 351715236)
32. S. F. Nielsen, J. Sparso, and J. Madsen, "Behavioral synthesis of asynchronous circuits using syntax directed translation as backend," IEEE Trans. Very Large Scale (VLSI) Syst., vol. 17, no. 2, pp. 248-261, Feb. 2009.
33. C. I. Kelly, V. Ekanayake, and R. Manohar, "SNAP: A Sensor-network asynchronous processor," in Proc. Int. Symp. Asynch. Circuits Syst., 2003, pp. 24-33.
34. V. Ekanayake, I. C. Kelly, and R. Manohar, "An ultra low-power processor for sensor networks," in Int. Conf. Archit. Support Program. Languages Operat. Syst., 2004, pp. 27-36.