Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 9, 2007, Pages 2034-2045

  Chong, Kwen Siong ^a,b   Gwee, Bah Hwee ^a,b   Chang, Joseph S ^b  

^a IEEE

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Asynchronous logic; Fast fourier transform (FFT); Hearing aids; Inverse FFT (IFFT); Low energy; Synchronous logic

Indexed keywords

CMOS INTEGRATED CIRCUITS; ENERGY EFFICIENCY; FAST FOURIER TRANSFORMS; HEARING AIDS; SWITCHING;

ASYNCHRONOUS LOGIC; INVERSE FFT (IFFT); MATCHED DELAY ELEMENTS;

DIGITAL SIGNAL PROCESSING;

EID: 34548237592     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.903039     Document Type: Conference Paper

References (22)

1. D. G. Gata et al., "A 1.1-V 270- μA mixed-signal hearing aid chip," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1670-1678, Dec. 2002.
2. P. Mosch et al., "A 660- μW 50-MOPS 1-V DSP for a hearing aid chip set," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1705-1712, Nov. 2000.
3. K.-S. Chong, B.-H. Gwee, and J. S. Chang, "A 16-channel low power non-uniform, spaced filter bank core for digital hearing aids," IEEE Trans. Circuits Syst. II, vol. 53, no. 9, pp. 853-857, Sep. 2006.
4. B.-H. Gwee, J. S. Chang, and V. Adrian, "A micropower low-distortion digital class-D amplifier based on an algorithmic pulsewidth modulator," IEEE Trans. Circuits Syst. I, vol. 52, no. 10, pp. 2007-2022, Oct. 2005.
5. T. Genmeke, M. Gansen, H. J. Stockmanns, and T. G. Noll, "Design optimization of low-power high-performance DSP building blocks," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1131-1139, Jul. 2004.
6. J. B. Rabeay, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective, 2nd ed. Upper Saddle River, NJ: Prentice Hall, 2002.
7. R. W. Brodersen, M. A. Horowitz, D. Markovic, B. Nikolić, and V. Stojanovic, "Methods for true power minimization," in Proc. IEEE ICCAD, 2002, pp. 35-42.
8. J. Sparsø and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective. Norwell, MA: Kluwer Academic, 2001.
9. K. S. Stevens et al., "An asynchronous instruction length decoder," IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 217-228, Feb. 2001.
10. L. S. Nielsen and J. Sparsø, "Designing asynchronous circuits for low power: An IFIR filter bank for a digital hearing aid," Proc. IEEE, vol. 87, no. 2, pp. 268-281, Feb. 1999.
11. Y. W. Li, G. Patounakis, K. L. Shepard, and S. M. Nowick, "High-throughput asynchronous datapath with software-controlled voltage scaling," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 704-708, Apr. 2004.
12. A. J. Martin, M. Nyström, and C. G. Wong, "Three generations of asynchronous microprocessors," IEEE Des. Test Comput., vol. 20, no. 6, pp. 9-17, Nov.-Dec. 2003.
13. K.-S. Chong, B.-H. Gwee, and J. S. Chang, "A low-energy asynchronous FFT/IFFT processor for hearing aid applications," in Proc. IEEE Int. Conf. Electron Devices and Solid-State Circuits, 2005, pp. 751-754.
14. K.-S. Chong, B.-H. Gwee, and J. S. Chang, "A micropower low-voltage multiplier with reduced spurious switching," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 2, pp. 255-265, Feb. 2005.
15. M. Lewis, J. Garside, and L. Brackenbury, "Reconfigurable latch controllers for low power asynchronous circuits," in Proc. IEEE Int. Symp. Advanced Research in Asynchronous Circuits and Systems, 1999, pp. 27-35.
16. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62-70, Feb. 1989.
17. A. Peeters and K. van Berkel, "Single-rail handshake circuits," in Proc. IEEE Conf. Asynchronous Design Methodologies, 1995, pp. 53-62.
18. K.-S. Chong, B.-H. Gwee, and J. S. Chang, "A robust low voltage low energy asynchronous cany-completion sensing adder for biomedical applications," in Proc. IEEE BioCAS, 2004, pp. S1/2-18-S1/2-21.
19. W.-C. Yeh and C.-W. Jen, "High-speed and low-power split-radix FFT," IEEE Trans. Signal Process., vol. 51, no. 3, pp. 864-874, Mar. 2003.
20. T. J. Ding, J. V. McCanny, and Y. Hu, "Rapid design of application specific FFT cores," IEEE Trans. Signal Process., vol. 47, no. 5, pp. 1371-1381, May 1999.
21. B. M. Bass, "A low-power, high-performance, 1024-point FFT processor," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 380-387, Mar. 1999.
22. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005.